USRE41200E1 - Digital data conversion equipment and a method for the same - Google Patents

Digital data conversion equipment and a method for the same Download PDF

Info

Publication number
USRE41200E1
USRE41200E1 US09/075,666 US7566698A USRE41200E US RE41200 E1 USRE41200 E1 US RE41200E1 US 7566698 A US7566698 A US 7566698A US RE41200 E USRE41200 E US RE41200E
Authority
US
United States
Prior art keywords
data
video signal
class
digital video
pixel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/075,666
Inventor
Tetsujiro Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to US09/075,666 priority Critical patent/USRE41200E1/en
Application granted granted Critical
Publication of USRE41200E1 publication Critical patent/USRE41200E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/12—Systems in which the television signal is transmitted via one channel or a plurality of parallel channels, the bandwidth of each channel being less than the bandwidth of the television signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformation in the plane of the image
    • G06T3/40—Scaling the whole image or part thereof
    • G06T3/4007—Interpolation-based scaling, e.g. bilinear interpolation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/134—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or criterion affecting or controlling the adaptive coding
    • H04N19/154—Measured or subjectively estimated visual quality after decoding, e.g. measurement of distortion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/59—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving spatial sub-sampling or interpolation, e.g. alteration of picture size or resolution
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • H04N19/94—Vector quantisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • H04N19/98—Adaptive-dynamic-range coding [ADRC]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0125—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards being a high definition standard
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • H04N7/0145—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes the interpolation being class adaptive, i.e. it uses the information of class which is determined for a pixel based upon certain characteristics of the neighbouring pixels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding

Definitions

  • This invention relates to a digital data conversion equipment and a method for the same, which are applicable to an interpolation of a thinned picture element in data conversion, up-conversion for converting a television signal with standard resolution into a television signal with high resolution and so on.
  • One of them is a system for converting a signal whose resolution is high with respect to the space or time or a signal having a large amount of information into a signal of a low resolution.
  • the other is a system for converting, on the contrary, a signal whose resolution is low with regard to the space or time or a signal having a small amount of information signal of a high resolution.
  • a signal having inherently a large information amount is converted into a signal of a small information amount.
  • a signal of a low space/time resolution can be easily formed.
  • the above example relates to what is called a down converter to, for instance, convert a video signal of a high definition (HD) system into a video signal of a standard definition (SD) system.
  • a down converter to, for instance, convert a video signal of a high definition (HD) system into a video signal of a standard definition (SD) system.
  • HD high definition
  • SD standard definition
  • the latter case relates to up conversion to, for example, convert a video signal of the SD system to a video signal of the HD system.
  • An example in which an electronic zooming process is executed or an enlargement of an image is performed is considered.
  • information which inherently lacks is interpolated by using an interpolation filter and the interpolated information is used.
  • the images thinned out are interpolated on the reproducing/receiving side by using an interpolation filter.
  • An object of the invention is to provide digital data conversion equipment and a method for the same capable of reproducing a high resolution component.
  • a digital data conversion equipment comprising:
  • a digital data conversion method comprising:
  • FIG. 1 is a schematic block diagram of a transmission system to which the invention is applied;
  • FIG. 2 is a schematic diagram showing a position relation of picture elements
  • FIG. 3 is a block diagram of one example of a structure for generating a mapping table
  • FIG. 4 is a block diagram of another example of a structure for generating a mapping table
  • FIG. 5 is a block diagram of another embodiment
  • FIG. 6 is a schematic diagram showing a position relation of picture elements of a SD picture and a HD picture.
  • FIG. 7 is a block diagram of one example of a structure for generating a mapping table.
  • FIG. 1 shows such a transmission system as a whole.
  • reference numeral 1 is an input terminal for digital video data to be transmitted.
  • Input digital video data is supplied to a sampling circuit 2 , and picture element data positioned alternately is thinned out in the horizontal direction.
  • picture elements indicated at X in the array of the original picture elements show the thinned picture elements a result, with this thinning-out process, the data amount necessary for transmission is reduced to half.
  • the output data of the sampling circuit 2 is supplied to an encoder for highly efficient coding.
  • orthogonal conversion coding such as DCT (Discrete Cosine Transform), ADRC (Dynamic Range Adaptive-type Coding) and so on, which are well known, can be adopted.
  • DCT Discrete Cosine Transform
  • ADRC Dynamic Range Adaptive-type Coding
  • the output data of the encoder 3 is fed to a transmission processing circuit 4 .
  • the transmission processing circuit 4 performs processing such as error correction coding, frame formation and channel coding. Transmission data is generated at an output terminal 5 of the transmission processing circuit 4 .
  • the transmission data is supplied through a transmission line 6 .
  • the transmission line 6 is limited to a communication line and includes processes of magnetic recording and reproduction in its meaning.
  • Reception data is fed through an input terminal 7 to a reception processing circuit 8 .
  • the reception processing circuit 8 performs processing such as decoding of channel coding, frame decomposition, and error correction.
  • the output of the reception processing circuit 8 is supplied to a decoder 9 for highly efficient coding.
  • the decoded output of the decoder 9 is supplied to a selecting circuit 10 and a simultaneous output circuit 11 .
  • the simultaneous output circuit 11 produces transmission picture element data a, b, c, and d, which are present at upper and lower positions and left and right positions with respect to a thinned picture element x to be interpolated, to a clustering circuit 12 and an interpolation data generating circuit 14 , simultaneously.
  • Output data from the clustering circuit 14 i.e., class information, is given to a memory 13 as an address signal.
  • a mapping table for data conversion formed in a manner mentioned later is stored in the memory 13 .
  • a mapping table including plural parameters is stored in the memory 13 .
  • a parameter read out from an address corresponding to the output data of the clustering circuit 12 is supplied to the interpolation data generating circuit.
  • the interpolation data generating circuit 14 provides interpolation data x by the calculation of:
  • transmission picture element data a, b, c, and d from the simultaneous output circuit 11 and parameters w 1 , w 2 , w 3 , and w 4 from the memory 14 .
  • the interpolated data x is supplied to the selecting circuit 10 .
  • the selecting circuit 10 selects the output of the decoder 9 when a transmission picture element is present, while the selecting circuit 10 selects interpolated data from the interpolation data generating circuit 14 at a position of a thinned picture element. Consequently, decoded video data corresponding to reception data is provided at an output terminal 15 of the selecting circuit 10 .
  • FIG. 3 shows a structure for forming the mapping table.
  • a digital video signal is supplied to terminal 21 and to a simultaneous output circuit 22 .
  • the digital video signal is a standard signal taking into account the generation of a mapping table.
  • the simultaneous output circuit 22 supplies a data memory 23 and a clustering circuit 24 simultaneously with a data x, which is a target picture element, and picture element data a, b, c, and d, which are present in upper and lower positions and left and right portions with respect to the data x. It is to be noted that an actual value exists without any thinning of the target picture element at the time of the training shown in FIG. 3 .
  • the clustering circuit 24 carries out the clustering picture element data to generate class information as the clustering circuit 12 of FIG. 1 does.
  • clustering by gradation, clustering by a pattern, etc. can be used.
  • the number of classes becomes extremely large if picture element data has eight bits.
  • it is desirable that the bit number of each picture element is reduced with highly efficiency coding such as ADRC.
  • pattern use plural patterns composed of four picture elements (for example, evenness, increase of a value in the right and upper direction, decrease of a value in the right and lower direction, etc.) are prepared, and the output data of the simultaneous output circuit 22 is classified into any one of the plural patterns.
  • the output of the clustering circuit 24 is given to one input terminal 25 a of a switching circuit 25 .
  • the output of a counter 26 is supplied to the other input terminal 25 b of the switching circuit 25 .
  • the counter 26 generates addresses, which sequentially change, by counting clock CK.
  • the output of the switching circuit 25 is supplied to the data memory 23 and a memory 28 for parameters as their addresses.
  • Sample values of picture element a, b, c, d, and x are written into the data memory 23 with respect to addresses which are class information. For example, (a 10 , a 20 , . . . , a n0 ) with respect to the picture element data a, (b 10 , b 20 , . . . , b n0 ) as to the picture element data b, (c 10 , c 20 , . . . , c n0 ) with respect to the picture element data c, and (d 10 , d 20 , . . . , d n0 ) as to the picture element data d are stored in a certain address AD 0 of the data memory 23 . As for other addresses from the clustering circuit 24 , picture element data is stored in the memory 23 similarly.
  • the switching circuit 25 is switched from the input terminal 25 a to 25 b, and the content of the data memory 23 is sequentially read out by an address from the counter 26 .
  • the read-out of the data memory 23 is supplied to an arithmetic circuit 27 of the least square method. With this minimum square method, parameters w 1 to w 4 are obtained with minimum error.
  • the parameters w 1 to w 4 obtained at the arithmetic circuit 27 are written into a memory 28 .
  • a mapping table which has been written into the memory 28 is stored in the memory 13 of FIG. 1 . Therefore, the value of x, which is a thinned picture element, is produced at the interpolation data generating circuit 14 using the parameters produced from the memory 13 .
  • FIG. 4 shows a structure for forming the mapping table. Similarly to the structure of FIG. 3 , plural picture element data made simultaneously is supplied to the clustering circuit whose output is supplied to a data memory 30 and a frequency memory 31 as an address.
  • the read-out output of the frequency memory 31 is supplied to an adder 32 and added by +1.
  • the output of the adder 32 is written into the same address of the memory 31 .
  • each content of their addresses is cleared at zero as the initial stage.
  • Data read from the data memory 30 is supplied to a multiplier 33 and multiplied by a frequency which is read out of the frequency memory 31 .
  • the output of the multiplier 33 is given to an adder 34 and added to the input data x there.
  • the output of the adder 34 is supplied to a divider 35 as a dividend.
  • the output of the adder 32 is fed as a divisor.
  • the output of the divider 35 (quotient) becomes input data of the data memory 30 .
  • data x 1 is directly written into the memory 30 and the value of a corresponding address of the memory 31 is brought to 1, since the read outputs of the memories 30 and 31 are zero. If this address is accessed once again later, the output of the adder 32 is 2, and the output of the adder 34 is (x1+x2). As a result, the output of the divider 35 is (x1+x2)/2, which is written into the memory 30 . On the other hand, the frequency z is written into the frequency memory 31 . Further, when the above-mentioned address is accessed, the data of the memory 30 is updated to (x1+x2+x3)/3. The frequency is also updated to 3.
  • a mapping table is stored into the memory 30 so that data, which is present at that time, is output when a class is designated by the output of the clustering circuit.
  • a mapping table can be formed so that data is output to correspond to its clustered data on the average.
  • FIG. 5 Another embodiment of the invention shown in FIG. 5 is for up-conversion of a SD video signal to a HD video signal.
  • a digital SD video signal is supplied to a terminal indicated at 41 .
  • Examples of the SD video signal are a reproduction signal, a broadcast signal, etc., of SDVTR.
  • the SD video signal is given to a simultaneous output circuit 42 whose output data is supplied to clustering circuit 43 .
  • the output of the clustering circuit 43 is Sent as an address signal to memories 44 a to 44 d where mapping tables M 1 to M 4 are stored.
  • FIG. 6 partially shows a relationship between a SD picture and a HD picture.
  • picture element data interpolated by circles O belongs to the SD picture
  • picture element data indicated by crosses X belongs to the HD picture.
  • four picture element data y 1 to y 4 of the HD picture is generated from twelve picture element data of the SD picture.
  • the mapping table M 1 of the memory 44 a is for generating picture element data y 1
  • the mapping tables M 2 , M 3 , and M 4 are for generating picture element data y 2 , y 3 , and y 4 , respectively.
  • the read-out outputs of the memories 44 a to 44 d are given to a selector 45 .
  • the selector 45 is controlled by the output of a selection signal generating circuit 46 .
  • a sampling clock of the HD picture is supplied from an input terminal 47 to the selection signal generating circuit 46 .
  • the four picture element data y 1 to y 4 is selected sequentially by the selector 45 and is supplied to a scanning conversion circuit 48 .
  • the scanning conversion circuit 48 generates picture element data of the HD picture in the order of raster scanning at an output terminal 49 .
  • a monitor for HD is connected to the output terminal 49 through a D/A converter (not shown).
  • the number of picture elements of an output picture is four times that of picture elements of an input SD video signal.
  • FIG. 7 shows one example of a structure for generating the mapping tables M 1 to M 4 stored in the memories 44 a to 44 d.
  • a digital HD video signal is supplied to an input terminal indicated at 51 .
  • the HD video signal is a standard-like signal taking into account the generation of the mapping tables. Actually, by taking a standard picture with a HD video camera or by recording a taken picture signal onto HDVTR, a HD video signal can be provided.
  • the HD video signal is supplied to a simultaneous output circuit 52 .
  • the simultaneous output circuit 52 simultaneously produces picture element data a to 1 and y 1 to y 4 having a relationship in positions shown in FIG. 6 .
  • the picture element data a to 1 is supplied to a clustering circuit 53 .
  • the clustering circuit 53 performs the classification of gradation, patterns, etc., as in the above-mentioned one embodiment.
  • the output of the clustering circuit 53 is commonly given to mapping table generating circuits 54 a to 54 d.
  • the picture element data y 1 to y 4 is supplied to the mapping table generating circuits 54 a to 54 d which have the same construction.
  • the one similar to the structure for obtaining average value as shown in FIG. 4 can be adopted for the mapping table generating circuits 54 a to 54 d.
  • y 1 a is supplied in place of the picture element data x in FIG. 4 .
  • the same structure of FIG. 4 can be employed for the mapping table generating circuit 54 a.
  • the same structure as FIG. 3 may be used for mapping generating circuits 54 a to 54 d.
  • mapping tables showing the correlation between the HD video signal and the SD video signal are stored in the mapping table generating circuits 54 a to 54 d.
  • a mapping table which outputs picture element data of the HD video signal on the average corresponding to the one provided by clustering these a plural data, can be formed.
  • This mapping table is stored in the memories 44 a to 44 d with the structure of FIG. 5 .
  • the above-mentioned one embodiment is an example where the up-conversion of the SD video signal to the HD video signal is made, the invention can be applied similarly to the enlargement of a picture, besides this embodiment.
  • data transmitted with a thinning-out system can be received, and a thinned picture element can be interpolated without the deterioration of resolution.
  • the invention is applicable in a similar manner. Also, the invention not only permits a video signal with standard resolution to be converted to that with high resolution but also allows a picture with high resolution to be displayed on a monitor.

Abstract

In digital data conversion apparatus and method, class data are generated in association with reference interpolated data for each of a plurality of classes on the basis of a reference high definition digital video signal which includes a reference standard definition digital video signal in addition to the reference interpolated data. The class data is stored at respective addresses in a memory. A standard definition digital video signal representing pixel values is received and then clustered so as to produce a class corresponding to the pixel values of the standard definition digital video signal. The class data is retrieved from the memory address which corresponds to the class of the standard definition digital video signal, and interpolated data is generated in accordance with the standard definition digital video signal and the retrieved class data with such interpolated data constituting a high definition digital video signal.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a digital data conversion equipment and a method for the same, which are applicable to an interpolation of a thinned picture element in data conversion, up-conversion for converting a television signal with standard resolution into a television signal with high resolution and so on.
2. Description of the Prior Art
There are generally two kinds of systems for converting a digital video signal. One of them is a system for converting a signal whose resolution is high with respect to the space or time or a signal having a large amount of information into a signal of a low resolution. The other is a system for converting, on the contrary, a signal whose resolution is low with regard to the space or time or a signal having a small amount of information signal of a high resolution.
In the former case, a signal having inherently a large information amount is converted into a signal of a small information amount. For example, by properly thinning out a picture element information amount or field/frame information, a signal of a low space/time resolution can be easily formed.
The above example relates to what is called a down converter to, for instance, convert a video signal of a high definition (HD) system into a video signal of a standard definition (SD) system. Various kinds of techniques have already been proposed.
The latter case relates to up conversion to, for example, convert a video signal of the SD system to a video signal of the HD system. An example in which an electronic zooming process is executed or an enlargement of an image is performed is considered. In those examples, hitherto, information which inherently lacks is interpolated by using an interpolation filter and the interpolated information is used.
As still another example, there is a sub-sampling method for periodically thinning out pixel data in order to compress a recording/transmission data amount in the case where a capacity of the recording/transmitting system is limited. In this case, the images thinned out are interpolated on the reproducing/receiving side by using an interpolation filter.
However, there is a problem that the resolution of an output picture obtained by interpolation with a filter is degraded. For example, even if a HD television signal is formed by interpolating a SD video signal by a filter, an HD component (high frequency component) which is not present in an input SD signal is not reproduced. As a result, the spatial resolution of an output picture is lowered.
OBJECTS AND SUMMARY OF THE INVENTION
An object of the invention is to provide digital data conversion equipment and a method for the same capable of reproducing a high resolution component.
According to an aspect of the present invention, there is provided a digital data conversion equipment, comprising:
    • means for analyzing plural input data and performing clustering depending on a distribution state of the plural input data;
    • means for generating class data associated with output data for each class on the basis of the plural input data and known output data;
    • memory means for storing the class data at an address corresponding to the class;
    • read-out means for reading out class data at an address corresponding to class information subjected to clustering based on the plural input data; and
    • output data generating means for generating output data based on output class data of the read-out means.
According to another aspect of the present invention, there is provided a digital data conversion method, comprising:
    • training step for analyzing plural input data, performing clustering depending on a distribution state of the plural input data, generating class data associated with known output data for every class on the basis of the plural input data and the output data, and storing the class data into a memory depending on the class;
    • step for clustering the plural input data and reading out class data at an address of the memory corresponding to the class; and
    • step for generating output data based on the class data.
The above, and other, objects, features and advantage of the present invention will become readily apparent from the following detailed description thereof which is to be read in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic block diagram of a transmission system to which the invention is applied;
FIG. 2 is a schematic diagram showing a position relation of picture elements;
FIG. 3 is a block diagram of one example of a structure for generating a mapping table;
FIG. 4 is a block diagram of another example of a structure for generating a mapping table;
FIG. 5 is a block diagram of another embodiment;
FIG. 6 is a schematic diagram showing a position relation of picture elements of a SD picture and a HD picture; and
FIG. 7 is a block diagram of one example of a structure for generating a mapping table.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Hereunder, one embodiment of this invention will be explained. This one embodiment transmits thinned and compressed data and reproduces a thinned picture element on the reception side. FIG. 1 shows such a transmission system as a whole. In FIG. 1, reference numeral 1 is an input terminal for digital video data to be transmitted.
Input digital video data is supplied to a sampling circuit 2, and picture element data positioned alternately is thinned out in the horizontal direction. As shown in FIG. 2, picture elements indicated at X in the array of the original picture elements show the thinned picture elements a result, with this thinning-out process, the data amount necessary for transmission is reduced to half.
The output data of the sampling circuit 2 is supplied to an encoder for highly efficient coding. For the highly efficient coding, orthogonal conversion coding such as DCT (Discrete Cosine Transform), ADRC (Dynamic Range Adaptive-type Coding) and so on, which are well known, can be adopted. With this encoder 3, the data amount to be transmitted is reduced.
The output data of the encoder 3 is fed to a transmission processing circuit 4. The transmission processing circuit 4 performs processing such as error correction coding, frame formation and channel coding. Transmission data is generated at an output terminal 5 of the transmission processing circuit 4. The transmission data is supplied through a transmission line 6. The transmission line 6 is limited to a communication line and includes processes of magnetic recording and reproduction in its meaning.
Reception data is fed through an input terminal 7 to a reception processing circuit 8. The reception processing circuit 8 performs processing such as decoding of channel coding, frame decomposition, and error correction. The output of the reception processing circuit 8 is supplied to a decoder 9 for highly efficient coding. The decoded output of the decoder 9 is supplied to a selecting circuit 10 and a simultaneous output circuit 11.
The simultaneous output circuit 11, as shown in FIG. 2, produces transmission picture element data a, b, c, and d, which are present at upper and lower positions and left and right positions with respect to a thinned picture element x to be interpolated, to a clustering circuit 12 and an interpolation data generating circuit 14, simultaneously. Output data from the clustering circuit 14, i.e., class information, is given to a memory 13 as an address signal.
A mapping table for data conversion formed in a manner mentioned later is stored in the memory 13. In this example, a mapping table including plural parameters is stored in the memory 13. A parameter read out from an address corresponding to the output data of the clustering circuit 12 is supplied to the interpolation data generating circuit. The interpolation data generating circuit 14 provides interpolation data x by the calculation of:
x=w1a+w2b+w3c+w4d
using transmission picture element data a, b, c, and d from the simultaneous output circuit 11 and parameters w1, w2, w3, and w4 from the memory 14.
The interpolated data x is supplied to the selecting circuit 10. The selecting circuit 10 selects the output of the decoder 9 when a transmission picture element is present, while the selecting circuit 10 selects interpolated data from the interpolation data generating circuit 14 at a position of a thinned picture element. Consequently, decoded video data corresponding to reception data is provided at an output terminal 15 of the selecting circuit 10.
A mapping table formed in advance by training is stored in the memory 13. FIG. 3 shows a structure for forming the mapping table. In FIG. 3, a digital video signal is supplied to terminal 21 and to a simultaneous output circuit 22. It is desirable that the digital video signal is a standard signal taking into account the generation of a mapping table. For example, for the video signal, a signal composed of a still picture with various patterns can be adopted. As shown in FIG. 2, the simultaneous output circuit 22 supplies a data memory 23 and a clustering circuit 24 simultaneously with a data x, which is a target picture element, and picture element data a, b, c, and d, which are present in upper and lower positions and left and right portions with respect to the data x. It is to be noted that an actual value exists without any thinning of the target picture element at the time of the training shown in FIG. 3.
The clustering circuit 24 carries out the clustering picture element data to generate class information as the clustering circuit 12 of FIG. 1 does. For clustering, clustering by gradation, clustering by a pattern, etc., can be used. In the use of the gradation, the number of classes becomes extremely large if picture element data has eight bits. As a result, it is desirable that the bit number of each picture element is reduced with highly efficiency coding such as ADRC. For pattern use, plural patterns composed of four picture elements (for example, evenness, increase of a value in the right and upper direction, decrease of a value in the right and lower direction, etc.) are prepared, and the output data of the simultaneous output circuit 22 is classified into any one of the plural patterns.
The output of the clustering circuit 24 is given to one input terminal 25a of a switching circuit 25. The output of a counter 26 is supplied to the other input terminal 25b of the switching circuit 25. The counter 26 generates addresses, which sequentially change, by counting clock CK. The output of the switching circuit 25 is supplied to the data memory 23 and a memory 28 for parameters as their addresses.
Sample values of picture element a, b, c, d, and x are written into the data memory 23 with respect to addresses which are class information. For example, (a10, a20, . . . , an0) with respect to the picture element data a, (b10, b20, . . . , bn0) as to the picture element data b, (c10, c20, . . . , cn0) with respect to the picture element data c, and (d10, d20, . . . , dn0) as to the picture element data d are stored in a certain address AD0 of the data memory 23. As for other addresses from the clustering circuit 24, picture element data is stored in the memory 23 similarly.
Next, the switching circuit 25 is switched from the input terminal 25a to 25b, and the content of the data memory 23 is sequentially read out by an address from the counter 26. The read-out of the data memory 23 is supplied to an arithmetic circuit 27 of the least square method. With this minimum square method, parameters w1 to w4 are obtained with minimum error.
When attention is paid to one address, the following simultaneous equations are established with respect to this address:
x1=w1a1+w2b1+w3c1+w4d1
x2=w1a2+w2b2+w3c2+w4d2
.
.
.
xn=w1an+w2bn+w3cn+w4dn
Now, since x1 to xn, a1 to an, b1 to bn, c1 to cn, and d1 to dn are known in advance, the parameters w1 to w4 are obtained so that the square of the error for x1 to xn (actual values) is minimized. This applies to other addresses.
The parameters w1 to w4 obtained at the arithmetic circuit 27 are written into a memory 28. A mapping table which has been written into the memory 28 is stored in the memory 13 of FIG. 1. Therefore, the value of x, which is a thinned picture element, is produced at the interpolation data generating circuit 14 using the parameters produced from the memory 13.
For the mapping table, not only the above-stated parameters but also the one from which output data values themselves are provided may be employed. In this case, the interpolation data generating circuit 14 in FIG. 1 can be omitted. FIG. 4 shows a structure for forming the mapping table. Similarly to the structure of FIG. 3, plural picture element data made simultaneously is supplied to the clustering circuit whose output is supplied to a data memory 30 and a frequency memory 31 as an address.
The read-out output of the frequency memory 31 is supplied to an adder 32 and added by +1. The output of the adder 32 is written into the same address of the memory 31. For the memories 30 and 31, each content of their addresses is cleared at zero as the initial stage.
Data read from the data memory 30 is supplied to a multiplier 33 and multiplied by a frequency which is read out of the frequency memory 31. The output of the multiplier 33 is given to an adder 34 and added to the input data x there. The output of the adder 34 is supplied to a divider 35 as a dividend. To the divider 35, the output of the adder 32 is fed as a divisor. The output of the divider 35 (quotient) becomes input data of the data memory 30.
In the above-mentioned structure of FIG. 4, data x1 is directly written into the memory 30 and the value of a corresponding address of the memory 31 is brought to 1, since the read outputs of the memories 30 and 31 are zero. If this address is accessed once again later, the output of the adder 32 is 2, and the output of the adder 34 is (x1+x2). As a result, the output of the divider 35 is (x1+x2)/2, which is written into the memory 30. On the other hand, the frequency z is written into the frequency memory 31. Further, when the above-mentioned address is accessed, the data of the memory 30 is updated to (x1+x2+x3)/3. The frequency is also updated to 3.
By carrying out the above-mentioned operation within a determined period, a mapping table is stored into the memory 30 so that data, which is present at that time, is output when a class is designated by the output of the clustering circuit. In other words, when plural picture element data of an input video signal is given, a mapping table can be formed so that data is output to correspond to its clustered data on the average.
Another embodiment of the invention shown in FIG. 5 is for up-conversion of a SD video signal to a HD video signal. In FIG. 5, a digital SD video signal is supplied to a terminal indicated at 41. Examples of the SD video signal are a reproduction signal, a broadcast signal, etc., of SDVTR. The SD video signal is given to a simultaneous output circuit 42 whose output data is supplied to clustering circuit 43. The output of the clustering circuit 43 is Sent as an address signal to memories 44a to 44d where mapping tables M1 to M4 are stored.
FIG. 6 partially shows a relationship between a SD picture and a HD picture. In FIG. 6, picture element data interpolated by circles O belongs to the SD picture, while picture element data indicated by crosses X belongs to the HD picture. For example, four picture element data y1 to y4 of the HD picture is generated from twelve picture element data of the SD picture. The mapping table M1 of the memory 44a is for generating picture element data y1, while the mapping tables M2, M3, and M4 are for generating picture element data y2, y3, and y4, respectively.
The read-out outputs of the memories 44a to 44d are given to a selector 45. The selector 45 is controlled by the output of a selection signal generating circuit 46. A sampling clock of the HD picture is supplied from an input terminal 47 to the selection signal generating circuit 46. The four picture element data y1 to y4 is selected sequentially by the selector 45 and is supplied to a scanning conversion circuit 48. The scanning conversion circuit 48 generates picture element data of the HD picture in the order of raster scanning at an output terminal 49. A monitor for HD is connected to the output terminal 49 through a D/A converter (not shown). The number of picture elements of an output picture is four times that of picture elements of an input SD video signal.
FIG. 7 shows one example of a structure for generating the mapping tables M1 to M4 stored in the memories 44a to 44d. In FIG. 7, a digital HD video signal is supplied to an input terminal indicated at 51. It is desirable that the HD video signal is a standard-like signal taking into account the generation of the mapping tables. Actually, by taking a standard picture with a HD video camera or by recording a taken picture signal onto HDVTR, a HD video signal can be provided.
The HD video signal is supplied to a simultaneous output circuit 52. The simultaneous output circuit 52 simultaneously produces picture element data a to 1 and y1 to y4 having a relationship in positions shown in FIG. 6. The picture element data a to 1 is supplied to a clustering circuit 53. The clustering circuit 53 performs the classification of gradation, patterns, etc., as in the above-mentioned one embodiment. The output of the clustering circuit 53 is commonly given to mapping table generating circuits 54a to 54d.
The picture element data y1 to y4 is supplied to the mapping table generating circuits 54a to 54d which have the same construction. The one similar to the structure for obtaining average value as shown in FIG. 4 can be adopted for the mapping table generating circuits 54a to 54d. In the case of the mapping table generating circuit 54a, y1a is supplied in place of the picture element data x in FIG. 4. For the mapping table generating circuit 54a, the same structure of FIG. 4 can be employed. In addition, with the use of parameters, the same structure as FIG. 3 may be used for mapping generating circuits 54a to 54d.
Mapping tables showing the correlation between the HD video signal and the SD video signal are stored in the mapping table generating circuits 54a to 54d. In other words, when plural data of the SD video signal is given, a mapping table, which outputs picture element data of the HD video signal on the average corresponding to the one provided by clustering these a plural data, can be formed. This mapping table is stored in the memories 44a to 44d with the structure of FIG. 5.
Although the above-mentioned one embodiment is an example where the up-conversion of the SD video signal to the HD video signal is made, the invention can be applied similarly to the enlargement of a picture, besides this embodiment.
According to the invention, data transmitted with a thinning-out system can be received, and a thinned picture element can be interpolated without the deterioration of resolution. When picture element data lacking at the time of picture element enlargement is interpolated, the invention is applicable in a similar manner. Also, the invention not only permits a video signal with standard resolution to be converted to that with high resolution but also allows a picture with high resolution to be displayed on a monitor.
Having described specific preferred embodiments of the present invention with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various changes and modifications may be effected therein by one skilled in the art without departing from the scope or the spirit of the invention as defined in the appended claims.

Claims (38)

1. Digital data conversion apparatus, comprising:
memory means for storing class data for respective classes at addresses corresponding to said respective classes, said class data being associated with reference interpolated data and a reference standard definition digital video signal for each of said respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;
means for receiving a standard definition digital video signal including a plurality of pixel data representing pixel values;
means for clustering said pixel data of said standard definition digital video signal to produce a class in accordance with the pixel values of said pixel data;
means for retrieving said class data from the one of said addresses of said memory means corresponding to said class of said standard definition digital video signal; and
means for generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.
2. The digital data conversion apparatus as claimed in claim 1, wherein said class data includes a plurality of coefficient data; and wherein said means for generating said plurality of interpolated data generates each of said interpolated data by adding respective products of a respective one of said coefficient data and a respective one of said pixel data.
3. The digital data conversion apparatus as claimed in claim 1, wherein the standard definition digital video signal is an orthogonally converted digital video signal and said means for receiving comprises means for decoding said orthogonally converted digital video signal to produce a decoded digital video signal.
4. The digital data conversion apparatus as claimed in claim 1, wherein said class data stored in said memory means corresponds to said interpolated data; and wherein said means for generating is operable to generate said interpolated data by providing said retrieved class data as said interpolated data.
5. A digital data conversion method, comprising the steps of:
storing class data for respective classes at addresses in a memory corresponding to said respective classes, said class data being associated with reference interpolated data and a reference standard definition digital video signal for each of said respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;
receiving a standard definition digital video signal including a plurality of pixel data representing pixel values;
clustering said pixel data of said standard definition digital video signal to produce a class in accordance with the pixel values of said pixel data;
retrieving said class data from the one of said addresses in said memory corresponding to said class of said standard definition digital video signal; and
generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.
6. The digital data conversion method as claimed in claim 5, wherein said class data includes a plurality of coefficient data; and wherein the step of generating said plurality of interpolated data is carried out by adding respective products of a respective one of said coefficient data and a respective one of said pixel data.
7. The digital data conversion method as claimed in claim 5, wherein the standard definition digital video signal is an orthogonally converted digital video signal and the step of receiving further comprises decoding said orthogonally converted digital video signal to produce a decoded digital video signal.
8. The digital data conversion method as claimed in claim 5, wherein said class data stored in said memory corresponds to said interpolated data; and wherein said step of generating said interpolated data is carried out by providing said retrieved class data as said interpolated data.
9. Digital data conversion apparatus for converting a video signal admitting of a first standard into a video signal admitting of a second standard, a resolution of said video signal admitting of said first standard being lower than a resolution of said video signal admitting of said second standard, comprising:
memory means for storing class data for respective classes at addresses corresponding to said respective classes, said class data being associated with reference output data and reference input data admitting of said first standard for each of said respective classes, said reference input data admitting of said first standard and said reference output data constituting a reference digital video signal admitting of said second standard;
means for receiving an input digital video signal including a plurality of pixel data and admitting of said first standard;
means for clustering said pixel data of said input digital video signal to produce a class in accordance with values of said pixel data;
means for retrieving said class data from one of said addresses of said memory means corresponding to said class of said input digital video signal admitting of said first standard; and
means for generating a plurality of interpolated data in accordance with said input digital video signal and said class data which has been retrieved, said interpolated data and said input digital video signal constituting a signal admitting of said second standard, and wherein a position of at least one of said clustered pixel data of said input digital video signal is spatially located at the same position of at least one of said generated interpolated data.
10. The digital data conversion apparatus as claimed in claim 9, wherein said class data includes a plurality of coefficient data; and wherein said means for generating said plurality of interpolated data is operable to generate each of said interpolated data by adding respective products of a respective one of said coefficient data and a respective one of said pixel data.
11. The digital data conversion apparatus as claimed in claim 9, wherein said class data stored in said memory means corresponds to said interpolated data; and wherein said means for generating is operable to generate said interpolated data by providing said retrieved class data as said interpolated data.
12. The digital data conversion apparatus as claimed in claim 9, further comprising means for generating said class data stored in said memory means.
13. Digital data conversion apparatus, comprising:
means for generating class data associated with reference interpolated data and reference standard definition digital video signal for each of a plurality of respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;
memory means for storing said class data for said respective classes of addresses corresponding to said respective classes;
means for receiving a standard definition digital video signal having a plurality of pixel data;
means for clustering said pixel data of said standard definition digital video signal to produce a class in accordance with values of said pixel data;
means for retrieving said class data from the one of said addresses of said memory means corresponding to said class of said standard definition digital video signal; and
means for generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.
14. A digital data conversion method, comprising the steps of:
generating class data associated with reference interpolated data and a reference standard definition digital video signal for each of a plurality of respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;
storing said class data for said respective classes at addresses in a memory corresponding to said respective classes;
receiving a standard definition digital video signal having a plurality of pixel data;
clustering said pixel data of said standard definition digital video signal to produce a class in accordance with values of said pixel data;
retrieving said stored class data from the one of said addresses corresponding to said class of said standard definition digital video signal; and
generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.
15. A digital signal conversion apparatus for converting a first digital image signal to a second digital image signal having a high resolution component, comprising:
a memory for storing class data for respective classes at addresses corresponding to said respective classes, said class data obtained on the basis of at least a digital image signal having said high resolution component;
means for receiving said first digital image signal including pixel data representing pixel values;
means for clustering a plurality of pixel data of said first digital image signal adjacent to a pixel data of said second digital image signal to produce a class, a bit number of said pixel data of said first digital image signal being reduced;
means for retrieving said class data from one of said addresses of said memory corresponding to said class of said first digital image signal; and
means for generating all of pixel data, representing pixel values of said second digital image signal, in the same manner in accordance with a common algorithm based upon at least said retrieved class data in which a position of at least one of said clustered pixel data is spatially located at the same position of at least one of said generated data.
16. The digital signal conversion apparatus as claimed in claim 15, wherein said class data includes a plurality of coefficient data; and wherein said means for generating said pixel data representing pixel values of said second digital image signal generates each of said pixel data representing pixel values of said second digital image signal in accordance with the plurality of coefficient data and a plurality of pixel data of said first digital image signal.
17. The digital signal conversion apparatus as claimed in claim 15, wherein the first digital image signal is an orthogonally converted digital image signal and said means for receiving comprises means for decoding said orthogonally converted digital image signal to produce a decoded digital image signal.
18. The digital signal data conversion apparatus as claimed in claim 15, wherein said class data stored in said memory corresponds to said pixel data representing pixel values of said second digital image signal; and wherein said means for generating is operable to generate said pixel data representing pixel values of said second digital image signal by providing said retrieved class data as said pixel data representing pixel values of said second digital video signal.
19. A digital signal data conversion method for converting a first digital image signal to a second digital image signal having a high resolution component, comprising the steps of:
storing class data for respective classes at addresses in a memory corresponding to said respective classes, said class data obtained on the basis of at least a digital image signal having said high resolution component;
receiving said first digital image signal including pixel data representing pixel values;
clustering a plurality of pixel data of said first digital image signal adjacent to a pixel data of said second digital image signal to produce a class, a bit number of said pixel data of said first digital image signal being reduced;
retrieving said class data from one of said addresses of said memory corresponding to said class of said first digital video signal; and
generating all of pixel data, representing pixel values of said second digital image signal, in the same manner in accordance with a common algorithm based upon at least said retrieved class data in which a position of at least one of said clustered pixel data is spatially located at the same position of at least one of said generated data.
20. The digital signal conversion method as claimed in claim 19, wherein said class data includes a plurality of coefficient data; and wherein the step of generating said pixel data representing pixel values of said second digital video signal generates each of said pixel data representing pixel values of said second digital image signal in accordance with the plurality of coefficient data and a plurality of pixel data of said first digital image data.
21. The digital signal conversion method as claimed in claim 19, wherein the first digital image signal is an orthogonally converted digital image signal and the step of receiving further comprises decoding said orthogonally converted digital image signal to produce a decoded digital image signal.
22. The digital signal conversion method as claimed in claim 19, wherein said class data stored in said memory corresponds to said pixel data representing pixel values of said second digital image signal and wherein said step of generating said pixel data representing pixel values of said second digital image signal is carried out by providing said retrieved class data as said pixel data representing pixel values of said second digital image signal.
23. A digital signal conversion apparatus for converting a digital video signal admitting of a first standard into a digital video signal admitting of a second standard, a first resolution of said digital video signal admitting of said first standard being lower than a second resolution of said digital video signal admitting of said second standard, comprising:
a memory for storing class data for respective classes at addresses corresponding to said respective classes, said class data obtained on the basis of at least a digital video signal admitting of said second standard having said second resolution;
means for receiving an input digital video signal including pixel data and admitting of said first standard;
means for clustering a plurality of pixel data of said input digital video signal adjacent to a pixel data of a digital video signal admitting of said second standard to produce a class, a bit number of said pixel data of said input digital video signal being reduced;
means for retrieving said class data from one of said addresses of said memory corresponding to said class of said input digital video signal admitting of said first standard;
means for generating all of pixel data, representing pixel values of said digital video signal admitting of said second standard, in the same manner in accordance with a common algorithm based upon at least said class data which has been retrieved in which a position of at least one of said clustered pixel data of said digital video signal admitting of said first standard is spatially located at the same position of at least one of said generated data.
24. The digital signal conversion apparatus as claimed in claim 23, wherein said class data includes a plurality of coefficient data; and wherein said means for generating said pixel data representing pixel values of said digital video signal admitting of said second standard is operable to generate each said pixel data representing pixel values of said digital video signal admitting of said second standard in accordance with the plurality of coefficient data and a plurality of pixel data of said digital video signal admitting of said first standard.
25. The digital signal conversion apparatus as claimed in claim 23, wherein said class data stored in said memory corresponds to said pixel data representing pixel values of said digital video signal admitting of said second standard and wherein said means for generating is operable to generate said pixel data representing pixel values of said digital video signal admitting of said second standard by providing said retrieved class data as said pixel data representing pixel values of said digital video signal admitting of said second standard.
26. The digital signal conversion apparatus as claimed in claim 23, further comprising means for generating said class data stored in said memory.
27. A digital signal conversion apparatus for converting a standard definition digital video signal to a high definition digital video signal, comprising:
a memory for storing class data for respective classes at addresses corresponding to said respective classes, said class data obtained on the basis of at least a digital video signal having a high resolution component;
means for receiving said standard definition digital video signal having pixel data representing pixel values;
means for clustering a plurality of pixel data of said standard definition digital video signal adjacent to a pixel data of said high definition digital video signal to produce a class, a bit number of said pixel data of said standard definition digital video signal being reduced;
means for retrieving said class data from one of said addresses of said memory corresponding to said class of said standard definition digital video signal; and
means for generating all of pixel data, representing pixel values of said high definition digital video signal, in the same manner in accordance with a common algorithm based upon at least said retrieved class data in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated data.
28. The digital signal conversion apparatus as claimed in claim 27, wherein said class data includes a plurality of coefficient data; and wherein said means for generating the pixel data representing pixel values of said high definition digital video signal generates each of said pixel data representing values of said high definition digital video signal in accordance with the plurality of coefficient data and a plurality of pixel data of said standard definition digital video signal.
29. The digital signal conversion apparatus as claimed in claim 28, wherein said class data stored in said memory corresponds to said pixel data representing pixel values of said high definition digital video signal; and said means for generating is operable to generate said pixel data representing pixel values of said high definition digital video signal by providing said retrieved class data as said pixel data representing pixel values of said high definition digital video signal.
30. A digital signal conversion method, comprising the steps of:
storing class data for respective classes at addresses in a memory corresponding to said respective classes, said class data obtained on the basis of at least a digital video signal having a high resolution component;
receiving a standard definition digital video signal having pixel data representing pixel values;
clustering a plurality of pixel data of said standard definition digital video signal adjacent to a pixel data of a high definition digital video signal to produce a class, a bit number of said pixel data of said standard definition digital video signal being reduced;
retrieving said stored class data from one of said addresses corresponding to said class of said standard definition digital video signal; and
generating all of pixel data, representing pixel values of said high definition digital video signal, in the same manner in accordance with a common algorithm based upon at least said retrieved class data in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated data.
31. The digital signal conversion method as claimed in claim 30, wherein said class data includes a plurality of coefficient data; and wherein said step for generating the pixel data representing pixel values of said second output digital video signal generates each of said pixel data representing values of a high definition video signal in accordance with the plurality of coefficient data and a plurality of pixel data of said standard definition digital video signal.
32. The digital signal conversion method as claimed in claim 30, wherein said stored class data corresponds to said pixel data representing pixel values of said second output digital video signal; and said step for generating is operable to generate said pixel data representing pixel values of said second output digital video signal by providing said retrieved class data as pixel data representing pixel values of a high definition digital video signal.
33. A digital data conversion apparatus for converting a first digital image signal to a second digital image signal having a high resolution component, comprising:
a memory for storing class data for respective classes at addresses corresponding to said respective classes, said class data obtained on the basis of at least digital image data having said high resolution component;
means for receiving said first digital image signal including pixel data representing pixel values;
means for clustering a plurality of pixel data of said first digital image signal adjacent to a plurality of pixel data of said second digital image signal to produce a class, a bit number of said pixel data of said first digital image signal being reduced and said class being used to retrieve a class data to generate a plurality of pixel data representing pixel values of said second digital image signal;
means for retrieving said class data from addresses of said memory corresponding to said class of said first digital image signal; and
means for generating all of said pixel data, representing pixel values of said second digital image signal, in the same manner in accordance with a common algorithm based upon at least said retrieved class data in which a position of at least one of said clustered pixel data is spatially located at the same position of at least one of said generated data.
34. The digital data conversion apparatus as claimed in claim 33, wherein said class data includes a plurality of coefficient data; and wherein said means for generating the plurality of pixel data representing pixel values of said second digital image signal generates each of said pixel data representing values of said second digital image signal in accordance with the plurality of coefficient data and a plurality of pixel data representing pixel values of said first digital image data.
35. The digital data conversion apparatus as claimed in claim 33, wherein said class data stored in said memory corresponds to said pixel data representing pixel values of said second digital image signal; and said means for generating is operable to generate said pixel data representing pixel values of said second digital image signal by providing said retrieved class data as said pixel data representing pixel values of said second digital image signal.
36. A digital data conversion method for converting a first digital image signal to a second digital image signal having a high resolution component, comprising the steps of:
storing class data for respective classes at addresses in a memory corresponding to said respective classes, said class data obtained on the basis of at least digital image data having said high resolution component;
receiving said first digital image signal including pixel data representing pixel values;
clustering a plurality of pixel data of said first digital image signal adjacent to a plurality of pixel data of said second digital image signal to produce a class, a bit number of said pixel data of said first digital image signal being reduced and said class being used to retrieve a class data to generate a plurality of pixel data representing pixel values of said second digital image signal;
retrieving said class data from addresses of said memory corresponding to said class of said first digital image signal; and
generating all of said pixel data, representing pixel values of said second digital image signal, in the same manner in accordance with a common algorithm based upon said retrieved class data in which a position of at least one of said clustered pixel data is spatially located at the same position of at least one of said generated data.
37. The digital data conversion method as claimed in claim 36, wherein said class data includes a plurality of coefficient data; and wherein said step for generating the plurality of pixel data representing pixel values of said second digital image signal generates each of said pixel data representing values of said second digital image signal in accordance with the plurality of coefficient data and a plurality of pixel data representing pixel values of said first digital image data.
38. The digital data conversion method as claimed in claim 36, wherein said class data stored in said memory corresponds to said pixel data representing pixel values of said second digital image signal; and said step for generating is operable to generate said pixel data representing pixel values of said second digital image signal by providing said retrieved class data as said pixel data representing pixel values of said second digital image signal.
US09/075,666 1992-05-22 1998-05-11 Digital data conversion equipment and a method for the same Expired - Lifetime USRE41200E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/075,666 USRE41200E1 (en) 1992-05-22 1998-05-11 Digital data conversion equipment and a method for the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP4-155719 1992-05-22
JP15571992A JP3438233B2 (en) 1992-05-22 1992-05-22 Image conversion apparatus and method
US08/061,730 US5517588A (en) 1992-05-22 1993-05-17 Digital data conversion equipment and a method for the same
US09/075,666 USRE41200E1 (en) 1992-05-22 1998-05-11 Digital data conversion equipment and a method for the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/061,730 Reissue US5517588A (en) 1992-05-22 1993-05-17 Digital data conversion equipment and a method for the same

Publications (1)

Publication Number Publication Date
USRE41200E1 true USRE41200E1 (en) 2010-04-06

Family

ID=15611996

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/061,730 Ceased US5517588A (en) 1992-05-22 1993-05-17 Digital data conversion equipment and a method for the same
US09/075,666 Expired - Lifetime USRE41200E1 (en) 1992-05-22 1998-05-11 Digital data conversion equipment and a method for the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/061,730 Ceased US5517588A (en) 1992-05-22 1993-05-17 Digital data conversion equipment and a method for the same

Country Status (5)

Country Link
US (2) US5517588A (en)
EP (4) EP0782340B1 (en)
JP (1) JP3438233B2 (en)
KR (1) KR100276789B1 (en)
DE (4) DE69334278D1 (en)

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100360206B1 (en) * 1992-12-10 2003-02-11 소니 가부시끼 가이샤 Image signal converter
GB2288512B (en) * 1994-04-14 1998-08-26 Matsushita Electric Ind Co Ltd Image processing apparatus
US5555465A (en) 1994-05-28 1996-09-10 Sony Corporation Digital signal processing apparatus and method for processing impulse and flat components separately
GB2293938B (en) * 1994-10-04 1999-01-20 Winbond Electronics Corp Apparatus for digital video format conversion
GB9504307D0 (en) * 1995-03-03 1995-04-19 Philips Electronics Uk Ltd Video image processing
JPH08317295A (en) 1995-05-16 1996-11-29 Olympus Optical Co Ltd Digital image recording device and digital image reproducing device
US5852470A (en) * 1995-05-31 1998-12-22 Sony Corporation Signal converting apparatus and signal converting method
DE69735968T2 (en) * 1996-05-30 2007-01-18 Sony Corp. Apparatus and method for image information conversion
KR100598754B1 (en) * 1996-07-17 2006-10-24 소니 가부시끼 가이샤 Device for coding original image data, device for decoding coded image data, method for coding original image data, method for decoding coded image data, method for transmitting image data, computer-readable storing media
AU714554B2 (en) * 1996-07-17 2000-01-06 Sony Corporation Image coding and decoding using mapping coefficients corresponding to class information of pixel blocks
AU718453B2 (en) 1996-07-17 2000-04-13 Sony Corporation Image coding and decoding using mapping coefficients corresponding to class information of pixel blocks
MY124568A (en) * 1996-07-17 2006-06-30 Sony Corp Image coding apparatus, image coding method, image decoding method, image decoding apparatus, image data transmitting method and recording medium
KR100242976B1 (en) * 1996-10-16 2000-02-01 윤종용 Resolution converting device of display apparatus
US6330344B1 (en) 1997-02-14 2001-12-11 Sony Corporation Image processing device and method employing motion detection to generate improved quality image from low resolution image
US5739867A (en) * 1997-02-24 1998-04-14 Paradise Electronics, Inc. Method and apparatus for upscaling an image in both horizontal and vertical directions
US6847717B1 (en) * 1997-05-27 2005-01-25 Jbc Knowledge Ventures, L.P. Method of accessing a dial-up service
US6463178B1 (en) * 1997-06-16 2002-10-08 Sony Corporation Image processing device and method, and transmission medium, transmission method and image format
JP4240554B2 (en) 1997-07-11 2009-03-18 ソニー株式会社 Image encoding apparatus, image encoding method, image decoding apparatus, and image decoding method
US6282684B1 (en) 1997-10-23 2001-08-28 Sony Corporation Apparatus and method for recovery of data in a lossy transmission environment
US6311297B1 (en) 1997-10-23 2001-10-30 Sony Corporation Apparatus and method for mapping an image to blocks to provide for robust error recovery in a lossy transmission environment
US6581170B1 (en) 1997-10-23 2003-06-17 Sony Corporation Source coding to provide for robust error recovery during transmission losses
JP4158232B2 (en) * 1998-07-23 2008-10-01 ソニー株式会社 Image information conversion device and image display device
WO2000024194A1 (en) * 1998-10-20 2000-04-27 Sony Corporation Image processing device and image processing method
US6418548B1 (en) 1999-02-12 2002-07-09 Sony Corporation Method and apparatus for preprocessing for peripheral erroneous data
US6170074B1 (en) 1999-02-12 2001-01-02 Sony Corporation Source coding to provide for robust error recovery
US6307560B1 (en) 1999-02-12 2001-10-23 Sony Corporation Classified adaptive spatio-temporal format conversion method and apparatus
US6591398B1 (en) 1999-02-12 2003-07-08 Sony Corporation Multiple processing system
US6363118B1 (en) 1999-02-12 2002-03-26 Sony Corporation Apparatus and method for the recovery of compression constants in the encoded domain
US6621936B1 (en) 1999-02-12 2003-09-16 Sony Corporation Method and apparatus for spatial class reduction
US6535148B1 (en) 1999-02-12 2003-03-18 Sony Corporation Method and apparatus for truncated decoding
US6519369B1 (en) 1999-02-12 2003-02-11 Sony Corporation Method and apparatus for filter tap expansion
US6473876B1 (en) 1999-06-29 2002-10-29 Sony Corporation Method and apparatus for encoding of bitstreams using rotation
US6549672B1 (en) 1999-06-29 2003-04-15 Sony Corporation Method and apparatus for recovery of encoded data using central value
US6389562B1 (en) 1999-06-29 2002-05-14 Sony Corporation Source code shuffling to provide for robust error recovery
US6493842B1 (en) 1999-06-29 2002-12-10 Sony Corporation Time-varying randomization for data synchronization and implicit information transmission
US7391471B1 (en) * 1999-09-21 2008-06-24 General Instrument Corporation Apparatus and method for merging vertical blanking intervals
US6351494B1 (en) 1999-09-24 2002-02-26 Sony Corporation Classified adaptive error recovery method and apparatus
US6522785B1 (en) 1999-09-24 2003-02-18 Sony Corporation Classified adaptive error recovery method and apparatus
US6539517B1 (en) 1999-11-09 2003-03-25 Sony Corporation Data transformation for explicit transmission of control information
JP2001318745A (en) * 2000-05-11 2001-11-16 Sony Corp Data processor, data processing method and recording medium
JP4696388B2 (en) * 2000-11-15 2011-06-08 ソニー株式会社 Information signal processing apparatus, information signal processing method, image signal processing apparatus and image display apparatus using the same, coefficient seed data generation apparatus, coefficient data generation apparatus, and information recording medium
JP4670169B2 (en) * 2000-11-15 2011-04-13 ソニー株式会社 Information signal processing device, information signal processing method, image signal processing device and image display device using the same, coefficient seed data generation device used therefor, and information recording medium
US7006695B2 (en) * 2000-12-27 2006-02-28 Ricoh Company, Ltd. Image compression/decompression system employing pixel thinning-out and interpolation scheme
CN1322749C (en) * 2001-11-01 2007-06-20 皇家飞利浦电子股份有限公司 Edge oriented interpolation of video data
JP4066146B2 (en) * 2002-04-26 2008-03-26 ソニー株式会社 Data conversion device, data conversion method, learning device, learning method, program, and recording medium
JP3702464B2 (en) 2002-05-08 2005-10-05 ソニー株式会社 Data conversion device, data conversion method, learning device, learning method, program, and recording medium
JP3962950B2 (en) * 2002-05-08 2007-08-22 ソニー株式会社 Information processing apparatus and method, recording medium, and program
JP4006628B2 (en) * 2002-07-03 2007-11-14 ソニー株式会社 Information processing apparatus, information processing method, recording medium, and program
DE10327083A1 (en) * 2003-02-11 2004-08-19 Giesecke & Devrient Gmbh Security paper, for the production of bank notes, passports and identity papers, comprises a flat substrate covered with a dirt-repellent protective layer comprising at least two lacquer layers
JP4265237B2 (en) * 2003-02-27 2009-05-20 ソニー株式会社 Image processing apparatus and method, learning apparatus and method, recording medium, and program
JP4265291B2 (en) 2003-06-06 2009-05-20 ソニー株式会社 Information signal processing apparatus and method, and program for executing information signal processing method
JP4281453B2 (en) * 2003-07-31 2009-06-17 ソニー株式会社 Signal processing apparatus and signal processing method
JP3885786B2 (en) * 2003-09-12 2007-02-28 ソニー株式会社 Information signal processing apparatus and processing method, and program for executing the processing method
CN101431611A (en) 2004-11-30 2009-05-13 松下电器产业株式会社 Image processing method, image processing apparatus, image processing program, and image file format
US8412774B2 (en) * 2006-04-29 2013-04-02 At&T Intellectual Property I, L.P. Picture-in-picture video content distribution
US8655108B2 (en) 2007-09-19 2014-02-18 Sharp Laboratories Of America, Inc. Adaptive image up-scaling technique
JP5050944B2 (en) 2008-03-13 2012-10-17 ソニー株式会社 Image processing apparatus, image processing method, learning apparatus, learning method, and program
JP4715886B2 (en) * 2008-08-29 2011-07-06 ソニー株式会社 Video display device, video display system, and video display method
US10178203B1 (en) 2014-09-23 2019-01-08 Vecima Networks Inc. Methods and systems for adaptively directing client requests to device specific resource locators
US9241174B1 (en) 2014-11-18 2016-01-19 Concurrent Computer Corporation Demand-based edge caching video content system and methods
US10474366B2 (en) * 2016-12-28 2019-11-12 Sandisk Technologies Llc Non-volatile storage system with in-drive data analytics
CN107633545A (en) * 2017-08-25 2018-01-26 包谦 A kind of processing method of panoramic picture

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4578812A (en) * 1982-12-01 1986-03-25 Nec Corporation Digital image processing by hardware using cubic convolution interpolation
WO1986001966A1 (en) 1984-09-10 1986-03-27 Eastman Kodak Company Signal processing method and apparatus for sampled image signals
US4587556A (en) * 1983-05-17 1986-05-06 Sony Corporation Television standards converters
US4611348A (en) * 1984-11-26 1986-09-09 General Electric Company Apparatus for altering the spatial characteristics of a digital image by polynomial interpretation using sets of arithmetic processors
JPS6338381A (en) * 1986-08-02 1988-02-18 Sony Corp Interpolation circuit for digital picture signal
JPS6348088A (en) * 1986-08-15 1988-02-29 Sony Corp Interpolation circuit for digital image signal
US4789933A (en) * 1987-02-27 1988-12-06 Picker International, Inc. Fractal model based image processing
US4831435A (en) * 1986-11-29 1989-05-16 Samsung Electronics Co., Ltd. Adaptive scanning line converting circuit for a television receiver
US5019903A (en) * 1989-05-04 1991-05-28 Sony Corporation Spatial interpolation between lines of a supersampled digital video signal in accordance with a gradient vector selected for maximum matching of blocks of samples which are offset in opposite directions
US5048102A (en) * 1987-09-16 1991-09-10 Commissariat A L'energie Atomique Multiple interpolation process for image correction
US5054100A (en) * 1989-11-16 1991-10-01 Eastman Kodak Company Pixel interpolator with edge sharpening
WO1992003800A1 (en) * 1990-08-15 1992-03-05 Televerket Method of moving a pixel a subpixel distance
EP0477822A2 (en) 1990-09-25 1992-04-01 Salora Oy Method for processing an incoming digital video signal which is in the form of a sampling train
US5125042A (en) * 1989-06-16 1992-06-23 Eastman Kodak Company Digital image interpolator using a plurality of interpolation kernals
US5148499A (en) * 1988-06-30 1992-09-15 Yokogawa Medical Systems, Limited Image reconstruction process and apparatus using interpolated image reconstructed data
US5161014A (en) * 1990-11-26 1992-11-03 Rca Thomson Licensing Corporation Neural networks as for video signal processing
US5229868A (en) * 1989-08-25 1993-07-20 Matsushita Electric Industrial Co., Ltd. Method and apparatus for converting a line density of a bi-level image signal
US5355178A (en) * 1991-10-24 1994-10-11 Eastman Kodak Company Mechanism for improving television display of still images using image motion-dependent filter
US5511137A (en) * 1988-04-07 1996-04-23 Fujitsu Limited Process and apparatus for image magnification
JPH08317346A (en) 1996-01-29 1996-11-29 Sony Corp Device and method for converting digital video signal
US5832132A (en) * 1990-03-23 1998-11-03 Canon Kabushiki Kaisha Image processing using neural network

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE190182T1 (en) * 1990-10-31 2000-03-15 Sony Corp DEVICE FOR RECORDING DIGITAL IMAGE DATA

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4578812A (en) * 1982-12-01 1986-03-25 Nec Corporation Digital image processing by hardware using cubic convolution interpolation
US4587556A (en) * 1983-05-17 1986-05-06 Sony Corporation Television standards converters
WO1986001966A1 (en) 1984-09-10 1986-03-27 Eastman Kodak Company Signal processing method and apparatus for sampled image signals
US4630307A (en) * 1984-09-10 1986-12-16 Eastman Kodak Company Signal processing method and apparatus for sampled image signals
US4611348A (en) * 1984-11-26 1986-09-09 General Electric Company Apparatus for altering the spatial characteristics of a digital image by polynomial interpretation using sets of arithmetic processors
JPS6338381A (en) * 1986-08-02 1988-02-18 Sony Corp Interpolation circuit for digital picture signal
JPS6348088A (en) * 1986-08-15 1988-02-29 Sony Corp Interpolation circuit for digital image signal
US4831435A (en) * 1986-11-29 1989-05-16 Samsung Electronics Co., Ltd. Adaptive scanning line converting circuit for a television receiver
US4789933A (en) * 1987-02-27 1988-12-06 Picker International, Inc. Fractal model based image processing
US5048102A (en) * 1987-09-16 1991-09-10 Commissariat A L'energie Atomique Multiple interpolation process for image correction
US5511137A (en) * 1988-04-07 1996-04-23 Fujitsu Limited Process and apparatus for image magnification
US5148499A (en) * 1988-06-30 1992-09-15 Yokogawa Medical Systems, Limited Image reconstruction process and apparatus using interpolated image reconstructed data
US5019903A (en) * 1989-05-04 1991-05-28 Sony Corporation Spatial interpolation between lines of a supersampled digital video signal in accordance with a gradient vector selected for maximum matching of blocks of samples which are offset in opposite directions
US5125042A (en) * 1989-06-16 1992-06-23 Eastman Kodak Company Digital image interpolator using a plurality of interpolation kernals
US5229868A (en) * 1989-08-25 1993-07-20 Matsushita Electric Industrial Co., Ltd. Method and apparatus for converting a line density of a bi-level image signal
US5054100A (en) * 1989-11-16 1991-10-01 Eastman Kodak Company Pixel interpolator with edge sharpening
US5832132A (en) * 1990-03-23 1998-11-03 Canon Kabushiki Kaisha Image processing using neural network
WO1992003800A1 (en) * 1990-08-15 1992-03-05 Televerket Method of moving a pixel a subpixel distance
EP0477822A2 (en) 1990-09-25 1992-04-01 Salora Oy Method for processing an incoming digital video signal which is in the form of a sampling train
US5161014A (en) * 1990-11-26 1992-11-03 Rca Thomson Licensing Corporation Neural networks as for video signal processing
US5355178A (en) * 1991-10-24 1994-10-11 Eastman Kodak Company Mechanism for improving television display of still images using image motion-dependent filter
JPH08317346A (en) 1996-01-29 1996-11-29 Sony Corp Device and method for converting digital video signal

Non-Patent Citations (11)

* Cited by examiner, † Cited by third party
Title
BBC Research Department Report, No. 9-Knee et al., "Bandwidth Compression for HDTV Broadcasting: Investigation of Some Adaptive Subsampling Strategies", pp. 1-13, Jul. 1988, Tadworth GB. *
Breeuwer "Transform Coding of Images Using Directionally Adaptive Vector Quantization", pp. 788-791, Apr. 14, 1986. *
Breeuwer M: "Transform Coding of Images Using Directionally Adaptive Vector Quantization" International Conference on Acoustics, Speech & Signal Processing, ICASSP, US, New York, IEEE, vol. Conf. 13, 1988, pp. 788-791, XP000092950.
Gonzalez et al. "Digital Image Processing", pp. 300-302, 1992, Addison Wesley. *
ICASSP '86 Tokyo, 7-11 Apr. 1986, IEEE New York US pp. 145-148, Maresscq et al. 'Vector Quantization In Transformed Image Coding' paragraphs "Introduction " and Classification. *
ICASSP '88 New York, 11-14 Apr. 1988, vol. 2, IEEE, New York, US, pp. 788-791 Breeuwer 'Transform Coding Of Images Using Directionally Adaptive Vector Quantization' paragraph 1-paragraph 2.1 *
Knee M J et al: "Bandwidth Compression for HDTV Broadcasting: Investigation of Some Adaptive Subsampling Strategies" Jul. 1988, UK, XP002138813.
Marescq J et al: "Vector Quantization in Transformed Image Coding" ICASSP 86 Proceedings. IEEE-IECEJ-ASJ International Conference on Acoustics, Speech and Signal Processing, (Cat. No. 86CH2243-4) Tokyo, Japan, Apr. 7-11, 1986, pp. 145-148, vol. 1, XP002138814.
Maresscq et al. "Vector Quantization in Transofrmed Image Coding" ICASSP '86, pp. 145-148, Apr. 11, 1986. *
Patent Abstracts of Japan, vol. 012, No. 250, Jul. 14, 1988, JP 63 038381, Feb. 18, 1988.
Patent Abstracts of Japan, vol. 012, No. 265, Jul. 23, 1988, JP 63 048088, Feb. 29, 1988.

Also Published As

Publication number Publication date
EP1335598B1 (en) 2009-04-15
EP0782340B1 (en) 2003-07-16
EP0571180B1 (en) 1998-01-21
EP0782340A2 (en) 1997-07-02
US5517588A (en) 1996-05-14
DE69333103T2 (en) 2004-04-22
DE69334278D1 (en) 2009-05-28
DE69316440T2 (en) 1998-05-14
DE69333103D1 (en) 2003-08-21
DE69316440D1 (en) 1998-02-26
EP1335598A1 (en) 2003-08-13
KR930024500A (en) 1993-12-22
KR100276789B1 (en) 2001-01-15
EP0571180A3 (en) 1994-09-07
EP0571180A2 (en) 1993-11-24
EP1331817A1 (en) 2003-07-30
JPH05328185A (en) 1993-12-10
DE69334280D1 (en) 2009-05-28
JP3438233B2 (en) 2003-08-18
EP0782340A3 (en) 2000-07-26
EP1331817B1 (en) 2009-04-15

Similar Documents

Publication Publication Date Title
USRE41200E1 (en) Digital data conversion equipment and a method for the same
US5666164A (en) Image signal converting apparatus
US5379072A (en) Digital video signal resolution converting apparatus using an average of blocks of a training signal
US6463178B1 (en) Image processing device and method, and transmission medium, transmission method and image format
JP3781203B2 (en) Image signal interpolation apparatus and image signal interpolation method
JPH0795591A (en) Digital picture signal processing unit
JPH0779418A (en) Picture signal converter
US6873738B2 (en) Hierarchical image processor for encoding or decoding, and memory on the same chip
JP3271095B2 (en) High-efficiency encoder and decoder for digital image signal
JP3400055B2 (en) Image information conversion device, image information conversion method, image processing device, and image processing method
JP4140091B2 (en) Image information conversion apparatus and image information conversion method
JP3608544B2 (en) Parameter generating apparatus and method
US4953018A (en) Television Transmission system using transmission of basic picture weighting factors
JP3988738B2 (en) Image conversion apparatus and image conversion method
JPH0888849A (en) Picture signal processing method and picture signal transmitter
JP4470324B2 (en) Image signal conversion apparatus and method
JPH08130744A (en) Television receiver
JP3653287B2 (en) Image information conversion apparatus and image information conversion method
JP3800638B2 (en) Image information conversion apparatus and method
JP3278880B2 (en) Image signal generator
JP2002237942A (en) Digital image signal processing unit and processing method
JPH09102951A (en) Memory device for digital image signal
JP2000004436A (en) Picture processing unit, picture processing method, transmission medium and transmission method
JP2005151599A (en) Image information processing apparatus and image information processing method