|Publication number||USRE41496 E1|
|Application number||US 11/594,221|
|Publication date||Aug 10, 2010|
|Filing date||Nov 8, 2006|
|Priority date||Sep 17, 1991|
|Also published as||US5260950|
|Publication number||11594221, 594221, US RE41496 E1, US RE41496E1, US-E1-RE41496, USRE41496 E1, USRE41496E1|
|Inventors||David L. Simpson, L. Langford II Thomas|
|Original Assignee||Simpson David L, Langford Ii Thomas L|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (47), Referenced by (5), Classifications (9), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to a boundary-scan circuit of an electronic device, and more particularly to a boundary-scan circuit to provide a reset signal between a reset input pin and a core logic reset input to reset the core logic in preparation for or at the completion of testing of the electronic device.
The integrated circuit industry has adopted IEEE Std. 1149.1 (1990), which is hereby incorporated by reference, to provide a standard test architecture for their products. The intent of the IEEE Std. 1149.1 standard is to provide compatibility of test control and data signals between devices from different manufacturers in much the same way that compatibility presently exists within major logic family, e.g. TTL, CMOS, etc. This standard test architecture facilitates the development of standard tests and standard test development techniques that may be reused instead of recreated every time a new electronic device is produced.
Many integrated circuits have reset input pins that are connected to their respective system or sub-system reset signals. If this system or sub-system reset signal is asserted, the core logic of the integrated circuit is asynchronously induced to a reset state. The reset state usually means that all memory devices, e.g. flip-flops, DRAMs, counters, etc., have their internal states reset to logic low levels. This causes the non- inverted outputs, i.e. the Q outputs, also to be at logic low levels. Those skilled in the art will appreciate that other definitions of a reset state are possible as long as the electronic device always assumes that predetermined state after a reset signal has been asserted at its reset input.
During various tests that are permitted under IEEE 1149.1, such as, boundary-scan testing, external testing (EXTEST) and built-in-self-test (BIST) testing, a reset pin may be functionally disconnected from the core logic that it resets in normal operation. This happens frequently during boundary-scan EXTEST testing and BIST testing of the core logic of the electronic device. This is necessary in order to permit the system test circuitry to test various conductor continuities and to provide stimulation of the core logic through numerous internal logic states. The resulting logic state at the end of a test may not have any individual significance to the test circuit as long as it corresponds to a correct response to an essentially random input. The resulting logic state, however, may have a totally different significance when the electronic device transitions from a test mode to normal operation. A random state which is an appropriate response in a test mode, may be decoded in normal operation as a very inappropriate command or data output by the electronic device when a transition is made from test mode to normal operating mode. Thus, there is a need to provide an apparatus and a method for placing the electronic device into a safe internal logic state whenever any type of testing of core logic or external connections is completed.
Thus, it is an object of the present invention to provide a boundary-scan circuit reset input circuit that switches from a system reset signal to a test reset signal before any other test signals can be communicated to core logic circuits of the circuit under test.
It is another object of the present invention to provide a boundary-scan reset input circuit that resets the core logic of the circuit under test after the test is completed and before the boundary-scan reset input circuit switches from the test reset signal to a system reset signal.
It is a further object of the present invention to provide a method for providing a test reset signal that resets the circuit under test to a safe final state after the completion of testing.
According to one aspect of the invention, the foregoing objects are achieved by a circuit apparatus providing a reset signal to core logic of an electronic device. This circuit apparatus includes a storage device for storing a reset control signal. This storage device has an output for outputting the reset control signal. Connected to the output of the storage device is a device for logically combining the reset control signal and a BIST control signal into a reset and-BIST control signal, which is provided at an output thereof. Connected to the output of the logically combining device is a device for controllably switching either a first input that is connected to a system reset signal or a second input that is connected through to the output of the logically combining device. The controllably switching device switches one of the input signals to an output thereof under control of a normal-or-test signal that is connected to a control input of the logically combining device. The output of the controllably switching device is connected to the core logic an provides the aforementioned reset signal thereto.
According to another aspect of the invention, the foregoing objects of the invention are achieved by providing a method for resetting core logic circuits connected to a boundary-scan input circuit in an electronic device including the steps of asserting a reset signal that resets a boundary-scan register that has an inverted output that is thereby driven to a logic high level, inverting and logically summing said logic high level output from said boundary-scan register as one input and a BIST control signal as another input to provide a logic low level output, multiplexing said logic level low output from said inverting and summing step by means of a multiplexer to provide a logic low level output of said multiplexer, and inverting and logically summing said logic low level output from said multiplexer as one input and an external-test control signal as another input to provide an internal logic high level and inverting said internal logic high level to a logic low level for resetting core logic of said electronic device.
While the specification concludes with the appended claims particularly pointing out and distinctly claiming the subject matter which is regarded as the invention, it is believed that the invention will be better understood from the following detailed description of the illustrative embodiment taken in conjunction with the accompanying drawings in which the FIGURE is a block diagram of a boundary-scan circuit for a reset pin.
Referring to the FIGURE, there is shown a block diagram of a boundary-scan circuit 10 having a reset input pin 11 which is connected to a system reset signal (not shown). The system reset signal is typically an active low, which means that the reset signal is asserted when the reset signal is at a low logic level. A system reset signal that is an active high would require only minor modifications to the circuit 10. The pin 11 is connected to a reset input pad 13. This connection is made by the lead frame of the electronic device or some similar conductor.
The reset input pad is connected to one input of a 2-to-1 multiplexer 15 via line 17. The 2-to-1 multiplexer may be a type MUX2 as shown in NCR ASIC Data Book 1989, published by NCR Corporation, Dayton, Ohio.
The 2-to-1 multiplexer 15 selects, i.e. electronically switches, the system reset signal (RESET/) on line 17 when the circuit 10 is in the normal operating mode. This selection is controlled by a mode control signal (MODEI). When MODEI is not asserted, that is when it is at a logic low level, the 2-to-1 multiplexer 15 selects and switches the system reset signal through its internal logic devices to its output. On the other hand, when MODEI is asserted, the signal on its other input is selected and switched through internal logic devices to its output. This other input of the 2-to-1 multiplexer 15 is a logical combination of test reset signals, as will be described below.
The output of 2-to-1 multiplexer 15 is connected by line 19 to OR gate 21. The OR gate 21 has two inverting inputs and an inverted output. Thus, OR gate 15 takes each of its inputs, inverts them, takes a binary sum of the two inverted input signals to form a result and inverts this result to provide an output. With such a gate if either input is a logic low level, the inverted output will be a logic low level. The inverted output of OR gate 21 is connected by line 23 to reset input 25 of the core logic (not shown) of the integrated circuit which the boundary-scan circuit 10 is part of. Reset input 25 receives an active low reset control signal (INTERNAL RESET/) from OR gate 21 to reset the core logic circuits in either normal operation mode or test operation mode.
Boundary-scan reset input circuit 10, as its name implies, includes a boundary-scan register circuit 30. The Boundary-scan register circuit 30 includes a 2-to-1 multiplexer 32 that is the same type as the 2-to-1 multiplexer 15 described above. The 2-to-1 multiplexer 32 has one input connected by line 33 to the output signal of 2-to-1 multiplexer 15. The other input of 2-to-1 multiplexer 32 is connected by line 34 to an output from a previous boundary-scan register cell (not shown) in a serial boundary-scan chain similar to those shown in IEEE 1149.1. Which input is selected and switched to the output is controlled by a shift signal (SHIFT) on the select input of 2-to-1 multiplexer 32. The SHIFT signal is connected to the select input by line 35. When SHIFT is at a logic low level, the output of 2-to-1 multiplexer 15 is selected as the input of the boundary-scan circuit 30 that is switched to its output. On the other hand, when SHIFT is at a logic high level, the output of the previous boundary-scan register is selected as the input of the boundary-scan circuit 30 and switched to the output of 2-to-1 multiplexer 32. The output of 2-to-1 multiplexer 32 is connected by line 36 to a data input of type D flip-flop 38. The clock input of the type D flip-38 is connected to the boundary-scan test clock signal, CLOCKI, by line 37. CLOCKI is used to serially clock into type D flip-flop 38 data that is received on its data input and to store this received data within type D flip-flop 38. Thus, in boundary-scan chain mode, CLOCKI will sample and store data that is serially shifted in from a previous boundary-scan circuit, and when it is not in boundary-scan chain mode, CLOCKI will sample and store bits that correspond to the output data levels of 2-to-1 multiplexer 15. Each input that is clocked into type D flip-flop 38, will be outputted, after a brief predetermined delay, to the output thereof.
The non-inverted output of type D flip-flop 38 is connected to a data input of a latch 40 by line 39. Latch 40 is a type LATRP as shown in NCR ASIC Data Book 1989, published by NCR Corporation of Dayton, Ohio. The latch 40 has an active low gating input (G/) that is connected by line 42 to a boundary-scan circuit test control signal (UPDATE/). When UPDATE/ is asserted, the output logic level of the type D flip-flop 38 is stored into latch 40. An inverted output of latch 40 is connected by line 44 to an OR gate 50 which will be explained below. The non-inverted output of type D flip-flop 38 is also connected by line 45 to a next boundary-scan register circuit (not shown) to form a boundary-scan test chain similar to the ones shown in IEEE 1149.1.
Type D flip-flop 38 and latch 40 each have an asynchronous reset input (R/) that is connected by conductor 46 to an asynchronous test reset control signal (TRESET/). TRESET/ is an active low which may be asserted at anytime and if it is asserted, all of the reset-table devices it is connected to will assume the reset state. Specifically, if TRESET/ is asserted, latch 40 will assume a reset state. In a reset state, the inverted output of latch 40 will be at a logic high level, the use of which will be explained below.
OR gate 50 has two inverting inputs. One of these inverting inputs is connected by line 44 to the inverted output of latch 40. The other inverting input is connected by line 52 to a run BIST control signal (RUN-BIST/), which is an active low control signal. The output of OR gate 50 is connected by line 54 to the other input of 2-to-1 multiplexer 15. This input is selected if the MODEI signal is a logic high, which is the MODEI signal for a test mode. Thus, when MODEI is at a logic high level, the signal at the output of 0R gate 50 is switched by 2-to-1 multiplexer 15 to its output, transferred by line 19 to OR gate 21. In such a case, if the output of OR gate 50 is a logic low level, then the output of OR gate 21 will be a logic low level and the core logic will be asynchronously reset.
The boundary-scan reset input circuit 10 also connects to an external test reset control signal (EXTEST/) by line 56 to a second inverting input of OR gate 21. The operation of boundary-scan reset input circuit 10 in response to an asserted EXTEST/ signal is explained below.
In normal operation, EXTEST/ is not asserted and MODEI is not asserted. With these conditions, RESET/ is received on pin 11, switched through 2-to-1 multiplexer 15 and propagates through OR gate 21 to provide signal INTERNAL RESET/ which either resets or does not reset the core logic of the integrated circuit that the boundary-scan reset input circuit 10 is a part of.
In external-test operation, the core logic is exercised by means of boundary-scan circuits (not shown) to induce the outputs and inputs being tested to transmit and receive data from external circuitry (not shown). The test data inputs and outputs used in an external-test may leave the core logic in an undesirable or even hazardous logic condition. To prevent undesirable and hazardous results upon a return to normal operation after an external-test operation, EXTEST/ is asserted to a logic low level as any external-test is ending. This logic low level propagates through OR gate 21 to provide a logic low level as the active low signal INTERNAL RESET/, which causes the core logic to be reset.
For a BIST test operation, EXTEST/ is not asserted so it has no influence during BIST testing. TRESET/, on the other hand is asserted before the start of a BIST test to reset latch 40 to a logic low internal storage state. In the reset state, the inverted output of latch 40 will be a logic high level. BIST control signal RUNBIST/ remains negated, i.e. is at a logic high level, at this time by an external control signal. OR gate 50 with logic high levels inputted on lines 44 and 52 will invert these levels to logic low levels and 0R them to result in a logic low level output on line 54 to 2-to-1 multiplexer 15. Next, MODEI changes to a logic high level which causes the output of OR gate 50 to be switched through 2-to-1 multiplexer 15 to OR gate 21. The logic low level from OR gate 50 will be inverted twice as it propagates through OR gate 21 and result in a logic low level outputted as the reset signal INTERNAL RESET/ of the core logic circuit. This logic low level causes the core logic to be reset at the beginning of each BIST test.
After the core logic has been reset, then the BIST control signal RUNBIST/ is asserted, i.e. driven by a logic low level by some external signal. This logic low level is inverted by the input of the OR gate 50 to a logic high level and this logic high provides a logic high level output from OR gate 50 to the 2-to-1 multiplexer 15. The 2-to-1 multiplexer 15 still has the output of OR gate 50 switched to its output, so this logic high level is outputted to line 19 by which it is inputted to OR gate 21. Assuming that EXTEST/ is not asserted, this logic high level will propagate through the OR gate 21 and cause the INTERNAL RESET/ core logic reset signal to be at a logic high level. With INTERNAL RESET/ at a high logic level, the BIST test may run without any danger of being asynchronously reset.
At the completion of the BIST test, RUNBIST/ is asserted, i.e. driven to a logic high level. OR gate 50 with a logic high inputted on line 52 and a logic high still inputted on line 44 causes its output to 2-to-1 multiplexer 15 to be a logic low level. As previously described, this logic low level will propagate through OR gate 21 and reset the core logic again. Next the MODEI signal is negated and the 2-to-1 multiplexer switches control of the reset function to normal system operation. Thus, the core logic is reset at the start of each BIST test and reset at the completion of each BIST test, but before normal operation.
Additionally, boundary-scan register circuit 30 provides access for scan chain serially shifted data to an input of OR gate 50 to provide a reset signal. Then this serial scan path provides access for typical IEEE 1149.1 boundary scan test signals. Further, line 33 from the output to 2-to-1 multiplexer 15 to an input of 2-to-1 multiplexer 32 provides access for data samples from the reset path to any boundary-scan chain that boundary-scan test register circuit 30 is a part of.
It will now be understood that there has been disclosed a boundary-scan input circuit for a system reset pin which provides a means for resetting the core logic to a safe state at the completion of testing even if the system reset input has been logically disconnected from its input pin as part of a boundary-scan or other IEEE 1149.1 test. While the invention has been particularly illustrated and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form, details, and applications may be made therein, such as changes from positive logic gates to negative logic gates by the application of Boolean algebra. It is accordingly intended that the appended claims shall cover all such changes in form, details and applications which do not depart from the true spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4038648 *||Jun 3, 1974||Jul 26, 1977||Chesley Gilman D||Self-configurable circuit structure for achieving wafer scale integration|
|US4222514 *||Nov 30, 1978||Sep 16, 1980||Sperry Corporation||Digital tester|
|US4580137 *||Aug 29, 1983||Apr 1, 1986||International Business Machines Corporation||LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control|
|US4649539 *||Nov 4, 1985||Mar 10, 1987||Honeywell Information Systems Inc.||Apparatus providing improved diagnosability|
|US4669081 *||Feb 4, 1986||May 26, 1987||Raytheon Company||LSI fault insertion|
|US4670877 *||Sep 21, 1984||Jun 2, 1987||Kabushiki Kaisha Toshiba||LSI circuit with self-checking facilitating circuit built therein|
|US4740970 *||Dec 11, 1985||Apr 26, 1988||Plessey Overseas Limited||Integrated circuit arrangement|
|US4875003 *||Feb 21, 1989||Oct 17, 1989||Silicon Connections Corporation||Non-contact I/O signal pad scan testing of VLSI circuits|
|US4904883 *||Dec 1, 1988||Feb 27, 1990||Fujitsu Limited||Semiconductor integrated circuit having a DC test function|
|US4912709 *||Oct 23, 1987||Mar 27, 1990||Control Data Corporation||Flexible VLSI on-chip maintenance and test system with unit I/O cell design|
|US4922492 *||May 13, 1988||May 1, 1990||National Semiconductor Corp.||Architecture and device for testable mixed analog and digital VLSI circuits|
|US4949341 *||Oct 28, 1988||Aug 14, 1990||Motorola Inc.||Built-in self test method for application specific integrated circuit libraries|
|US4979172 *||Dec 27, 1988||Dec 18, 1990||Kabushiki Kaisha Toshiba||Microcomputer|
|US5084874 *||Jun 25, 1990||Jan 28, 1992||Texas Instruments Incorporated||Enhanced test circuit|
|US5115435 *||Oct 19, 1989||May 19, 1992||Ncr Corporation||Method and apparatus for bus executed boundary scanning|
|US5149987 *||Aug 19, 1991||Sep 22, 1992||Vlsi Technology, Inc.||Provision of circuit reset without a dedicated I/O pin|
|US5155432 *||Jul 16, 1991||Oct 13, 1992||Xilinx, Inc.||System for scan testing of logic circuit networks|
|US5199035 *||Oct 1, 1990||Mar 30, 1993||Motorola, Inc.||Logic circuit for reliability and yield enhancement|
|US5260948 *||Mar 11, 1993||Nov 9, 1993||Ncr Corporation||Bidirectional boundary-scan circuit|
|US5291425 *||Nov 29, 1991||Mar 1, 1994||Nec Corporation||Test mode setting arrangement for use in microcomputer|
|US5325368 *||Nov 27, 1991||Jun 28, 1994||Ncr Corporation||JTAG component description via nonvolatile memory|
|US5379302 *||Apr 2, 1993||Jan 3, 1995||National Semiconductor Corporation||ECL test access port with low power control|
|US5392296 *||Aug 31, 1992||Feb 21, 1995||Nec Corporation||Testing circuit provided in digital logic circuits|
|US5450415 *||Nov 19, 1993||Sep 12, 1995||Matsushita Electric Industrial Co., Ltd.||Boundary scan cell circuit and boundary scan test circuit|
|US5467354 *||Sep 27, 1993||Nov 14, 1995||Nec Corporation||Test control circuit for controlling a setting and resetting of a flipflop|
|US5477493 *||Sep 29, 1994||Dec 19, 1995||Nec Corporation||Semiconductor device having a boundary scan test circuit|
|US5479127 *||Nov 10, 1994||Dec 26, 1995||National Semiconductor Corporation||Self-resetting bypass control for scan test|
|US5568437 *||Jun 20, 1995||Oct 22, 1996||Vlsi Technology, Inc.||Built-in self test for integrated circuits having read/write memory|
|US5592493 *||Sep 13, 1994||Jan 7, 1997||Motorola Inc.||Serial scan chain architecture for a data processing system and method of operation|
|US5617531 *||Jul 10, 1995||Apr 1, 1997||Motorola, Inc.||Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor|
|US5732091 *||Jan 15, 1997||Mar 24, 1998||Texas Instruments Incorporated||Self initializing and correcting shared resource boundary scan with output latching|
|US5744949 *||Mar 14, 1997||Apr 28, 1998||Texas Instruments Incorporated||Analog test cell circuit|
|US5774476 *||Feb 3, 1997||Jun 30, 1998||Motorola, Inc.||Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit|
|US5828827 *||Mar 3, 1997||Oct 27, 1998||Motorola, Inc.||Data processing system for performing a test function and method therefor|
|US5875153 *||Jan 9, 1998||Feb 23, 1999||Texas Instruments Incorporated||Internal/external clock option for built-in self test|
|US5889788 *||Feb 3, 1997||Mar 30, 1999||Motorola, Inc.||Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation|
|US6029263 *||Jun 30, 1994||Feb 22, 2000||Tandem Computers Incorporated||Interconnect testing using non-compatible scan architectures|
|US6256759 *||Jun 15, 1998||Jul 3, 2001||Agere Systems Inc.||Hybrid algorithm for test point selection for scan-based BIST|
|US6523135 *||Aug 26, 1999||Feb 18, 2003||Nec Corporation||Built-in self-test circuit for a memory device|
|US6671860 *||Apr 16, 2002||Dec 30, 2003||Lsi Logic Corporation||Method and apparatus for fault injection using boundary scan for pins enabled as outputs|
|US6779143 *||Jul 5, 2001||Aug 17, 2004||Arm Limited||Asynchronous testing of reset operation in an integrated circuit|
|US6954886 *||Dec 31, 2001||Oct 11, 2005||Intel Corporation||Deterministic hardware reset for FRC machine|
|US6981191 *||Oct 12, 2001||Dec 27, 2005||Sun Microsystems, Inc.||ASIC logic BIST employing registers seeded with differing primitive polynomials|
|US7055060 *||Dec 19, 2002||May 30, 2006||Intel Corporation||On-die mechanism for high-reliability processor|
|US7194671 *||Dec 31, 2001||Mar 20, 2007||Intel Corporation||Mechanism handling race conditions in FRC-enabled processors|
|US7342404 *||Apr 4, 2006||Mar 11, 2008||Infineon Technologies Ag||Device for measurement and analysis of electrical signals of an integrated circuit component|
|US20050120270 *||Nov 19, 2003||Jun 2, 2005||International Business Machines Corporation||Automatic bit fail mapping for embedded memories with clock multipliers|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7987331 *||Nov 15, 2007||Jul 26, 2011||Infineon Technologies Ag||Method and circuit for protection of sensitive data in scan mode|
|US20100023719 *||Nov 15, 2007||Jan 28, 2010||Infineon Technologies Ag||Method and circuit for protection of sensitive data in scan mode|
|US20140201584 *||Jan 17, 2013||Jul 17, 2014||Lsi Corporation||Scan test circuitry comprising at least one scan chain and associated reset multiplexing circuitry|
|CN103730169A *||Oct 15, 2013||Apr 16, 2014||英飞凌科技股份有限公司||Systems and methods for storing information|
|DE102008056215B4 *||Nov 6, 2008||Apr 30, 2014||Infineon Technologies Ag||Reset-Generator, Schutzeinrichtung umfassend einen Rest-Generator, Verfahren zum Schutz vertraulicher Daten und Verfahren zum Prüfen eines Registers|
|U.S. Classification||714/727, 714/724, 324/73.1, 714/30, 714/733|
|International Classification||G01R31/3185, G06F11/00|
|Aug 8, 2007||AS||Assignment|
Owner name: STEINMETZ ELECTRICAL LLC, CALIFORNIA
Effective date: 20070801
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NCR CORPORATION;REEL/FRAME:019666/0518
|Jul 30, 2010||AS||Assignment|
Owner name: NCR CORPORATION, OHIO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SIMPSON, DAVID L.;LANGFORD, II, THOMAS L.;SIGNING DATES FROM 19911007 TO 19911017;REEL/FRAME:024768/0655
|Dec 7, 2010||AS||Assignment|
Owner name: INTELLECTUAL VENTURES I LLC, DELAWARE
Free format text: MERGER;ASSIGNOR:STEINMETZ ELECTRICAL LLC;REEL/FRAME:025467/0109
Effective date: 20101207
|Mar 29, 2011||CC||Certificate of correction|