Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE41849 E1
Publication typeGrant
Application numberUS 11/159,427
Publication dateOct 19, 2010
Priority dateDec 22, 1999
Fee statusPaid
Also published asUS6532509, US6587906, US20030105901
Publication number11159427, 159427, US RE41849 E1, US RE41849E1, US-E1-RE41849, USRE41849 E1, USRE41849E1
InventorsGilbert Wolrich, Debra Bernstein, Matthew J. Adiletta, William Wheeler
Original AssigneeIntel Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Parallel multi-threaded processing
US RE41849 E1
Abstract
A parallel, multi-threaded processor system and technique for arbitrating command requests is described. The system includes a plurality of microengines, a plurality of shared system resources and a global command arbiter. The global command arbiter uses a command request protocol that is based on the shared system resources and command type to grant or deny a microengine command request for a shared resource.
Images(5)
Previous page
Next page
Claims(41)
1. A method for using a parallel, multi-threaded processor system comprising:
processing threads with a plurality of microengines, at least one microengine capable of processing at least two independent threads;
processing commands issued by the microengines using a plurality of system resource interface units that each include at least one commands queue; and
utilizing a global command arbiter including a pointer to store the identity of the a last agent that had a request granted to determine whether a particular microengine command request should be granted.
2. The method of claim 1 wherein each microengine utilizes a FIFO commands register.
3. The method of claim 1 wherein the system resource units include at least one of a core controller, a SDRAM controller, a SRAM controller, a PCI bus interface and an FBUS interface.
4. The method of claim 3 wherein in at least one of the SDRAM controller, the SRAM controller and the FBUS interface utilize three command queues.
5. The method of claim 3 wherein in at least one of the SDRAM controller and the SRAM controller utilize a high priority queue.
6. The method of claim 3 wherein the SRAM controller utilizes a read lock fail queue.
7. The method of claim 3 wherein the PCI bus interface utilizes a single command register.
8. The method of claim 1, wherein the agent comprises at least one of the following: a microengine and a microengine thread.
9. The method of claim 1, wherein the threads comprise at least one thread that operates on a packet.
10. A communications system comprising:
at least one Ethernet medium access controller (MAC);
a multithreaded processor, the processor including:
a plurality of microengines for processing a plurality of hardware threads;
at least one of an ASB translator, a PCI bus interface, a SDRAM controller, a SRAM controller, and an bus interface to the Ethernet MAC; and
a global command arbiter including a pointer to store the identity of the a last agent that had a request granted to determine whether a particular command request should be granted.
11. The system of claim 10 further comprising a FIFO commands register for each microengine.
12. The system of claim 10 wherein at least one of the SDRAM controller, the SRAM controller and the FBUS interface includes three command queues.
13. The system of claim 10 wherein at least one of the SDRAM controller and the SRAM controller includes a high priority queue.
14. The system of claim 10 wherein the SRAM controller includes a read lock fail queue.
15. The system of claim 10 wherein the PCI bus interface includes a single command register.
16. The method system of claim 10, wherein the agent comprises at least one of the following: a microengine and a microengine thread.
17. The method system of claim 10, wherein the threads comprise at least one thread that operates on a packet received via the at least one Ethernet MAC.
18. A method comprising:
identifying a last programmable unit of a plurality of multiple multi-threaded programmable units within an integrated circuit to have a request granted; and
based, at least in part, on the identifying of the last programmable unit of the plurality of multiple multi-threaded programmable units within the integrated circuit to have a request granted, selecting a different one of the multiple multi-threaded programmable units within the integrated circuit to have a next request granted.
19. The method of claim 18, wherein the plurality of multiple multi-threaded programmable units within the integrated circuit are associated with a sequence of the multiple multi-threaded programmable units within the integrated circuit; and wherein selecting the one of the multiple multi-threaded programmable units within the integrated circuit to have a next request granted comprises selecting a next one of the multiple multi-threaded programmable units within the integrated circuit in the sequence.
20. The method of claim 18, further comprising:
selecting a memory access operation issued by the selected one of the multiple multi-threaded programmable units within the integrated circuit.
21. An integrated circuit, comprising:
multiple multi-threaded programmable units in the integrated circuit; and
logic, communicatively coupled to the multiple multi-threaded programmable units, to:
identify a last programmable unit of the plurality of multiple multi-threaded programmable units within the integrated circuit to have a request granted; and
based, at least in part, on the identified last programmable unit of the plurality of multiple multi-threaded programmable units within the integrated circuit to have a request granted, select a one of the multiple multi-threaded programmable units within the integrated circuit to have a next request granted.
22. The integrated circuit of claim 21, wherein the plurality of multiple multi-threaded programmable units within the integrated circuit are associated with a sequence of the multiple multi-threaded programmable units; and wherein the logic to select the one of the multiple multi-threaded programmable units within the integrated circuit to have a next request granted comprises logic to select a next one of the multiple multi-threaded programmable units in the sequence.
23. The integrated circuit of claim 21, wherein the logic comprises an arbiter coupled to the multiple multi-threaded programmable units and to a memory controller to a memory shared by the multiple multi-threaded programmable units.
24. The integrated circuit of claim 21, wherein the logic further comprises logic to:
select a memory access operation issued by the selected one of the multiple multi-threaded programmable units within the integrated circuit.
25. A method for using a parallel, multi-threaded processor system comprising:
processing threads with a plurality of microengines, at least one microengine capable of processing at least two independent threads;
processing commands issued by the microengines using a plurality of system resource interface units that each include at least one commands queue; and
storing an identity of a last agent that had a request granted to determine whether a particular microengine command request should be granted, wherein a pointer is included to store the identity.
26. The method of claim 25, wherein each microengine utilizes a FIFO commands register.
27. The method of claim 25, wherein the system resource units include at least one of a core controller, a SDRAM controller, a SRAM controller, a PCI bus interface and an FBUS interface.
28. The method of claim 27, wherein at least one of the SDRAM controller, the SRAM controller and the FBUS interface utilize three command queues.
29. The method of claim 27, wherein in at least one of the SDRAM controller and the SRAM controller utilize a high priority queue.
30. The method of claim 27, wherein the SRAM controller utilizes a read lock fail queue.
31. The method of claim 27, wherein the PCI bus interface utilizes a single command register.
32. The method of claim 25, wherein the agent comprises at least one of the following: a microengine and a microengine thread.
33. The method of claim 25, wherein the threads comprise at least one thread that operates on a packet.
34. A communications system comprising:
at least one Ethernet medium access controller (MAC);
a multithreaded processor, the processor including:
a plurality of microengines for processing a plurality of hardware threads;
at least one of an ASB translator, a PCI bus interface, a SDRAM controller, a SRAM controller, and an bus interface to the Ethernet MAC; and
a pointer to store an identity of a last agent that had a request granted, the system configured to determine whether a particular command request should be granted.
35. The system of claim 34 further comprising a FIFO commands register for each microengine.
36. The system of claim 34 wherein at least one of the SDRAM controller, the SRAM controller and the FBUS interface includes three command queues.
37. The system of claim 34 wherein at least one of the SDRAM controller and the SRAM controller includes a high priority queue.
38. The system of claim 34 wherein the SRAM controller includes a read lock fail queue.
39. The system of claim 34 wherein the PCI bus interface includes a single command register.
40. The system of claim 34, wherein the agent comprises at least one of the following: a microengine and a microengine thread.
41. The system of claim 34, wherein the threads comprise at least one thread that operates on a packet received via the at least one Ethernet MAC.
Description

This application is a continuation of U.S. application Ser. No. 09/470,541 filed on Dec. 22, 1999, now U.S. Pat. No. 6,532,509.

BACKGROUND OF THE INVENTION

This invention relates to a protocol for providing parallel, multi-threaded processors with high bandwidth access to shared resources.

Parallel processing is an efficient form of computer information processing of concurrent events. Certain problems may be solved by applying parallel computer processing, which demands concurrent execution of many programs to do more than one thing at the same time. Unlike a serial paradigm where all tasks are performed sequentially at a single station, or a pipelined machine where tasks are performed at specialized stations, parallel processing requires that a plurality of stations have the capability to perform all tasks. In general, all or a plurality of the stations work simultaneously and independently on the same or common elements of a problem.

Types of computer processing include single instruction stream, single data stream, which is the conventional serial von Neumann computer that includes a single stream of instructions. A second processing type is the single instruction stream, multiple data streams process (SIMD). This processing scheme may include multiple arithmetic-logic processors and a single control processor. Each of the arithmetic-logic processors performs operations on the data in lock step and are synchronized by the control processor. A third type is multiple instruction streams, single data stream (MISD) processing which involves processing the same data stream flows through a linear array of processors executing different instruction streams. A fourth processing type is multiple instruction streams, multiple data streams (MIMD) processing which uses multiple processors, each executing its own instruction stream to process a data stream fed to each of the processors. MIMD processors may have several instruction processing units and therefore several data streams.

SUMMARY OF THE INVENTION

According to an aspect of the present invention, a parallel, hardware-based, multi-threaded processor includes a global command arbiter for determining the allocation of access to system resources. The multi-threaded processor system includes a plurality of microengines, a plurality of shared system resources and a global command arbiter. The global command arbiter uses a command request protocol based on the shared system resources and command type to grant or deny a microengine command request for a shared resource. The processor system may be advantageously realized on an integrated circuit chip with minimal wiring and buffer storage elements.

The technique according to the invention provides each microengine with fair access to the shared system resources based on command priority and resource utilization. Consequently, the microengines have high bandwidth access to the shared system resources.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a communication system employing a hardware-based multithreaded processor.

FIG. 2 is a simplified block diagram of a global arbitration system for a multithreaded process according to the invention.

FIGS. 3A and 3B illustrate a flow chart of an implementation of a global command arbitration process according to the invention.

DESCRIPTION

FIG. 1 illustrates a communication system 10 that includes a parallel, hardware-based multithreaded processor 12. The system 10 is especially useful for tasks that can be broken into parallel subtasks or functions, and the hardware-based multithreaded processor 12 is particularly useful for tasks that are bandwidth oriented rather than latency oriented.

The hardware-based multithreaded processor 12 may be an integrated circuit, and may be coupled to a bus such as a PCI bus 14, a memory system 16 and a second bus 18. In the illustrated implementation, the hardware-based multi-threaded processor 12 has multiple microengines 22a to 22f that each includes multiple hardware-controlled threads that can be simultaneously active and that may independently work on a task. The multithreaded processor 12 also includes a central or core controller 20 that assists in loading microcode control for other resources and performs other general purpose computer-type functions such as handling protocols, handling exceptions, and providing extra support for packet processing, which may occur if the microengines pass the packets off for more detailed processing. In one embodiment, the core controller 20 is a Strong Arm (Arm is a trademark of ARM Limited, United Kingdom) based architecture embedded general-purpose microprocessor, which includes an operating system. The operating system enables the core processor 20 to call functions to operate on the microengines 22a-22f. The core processor 20 can use any supported operating system but preferably utilizes a real time operating system. Suitable operating systems for a core processor implemented as a Strong Arm architecture microprocessor may include Microsoft NT real-time, VXWorks and μCUS, which is a freeware operating system available over the Internet.

The plurality of functional microengines 22a-22f each maintain a plurality of program counters in hardware, and maintain states associated with the program counters. Each of the six microengines 22a-22f is capable of processing four independent hardware threads. Such processing allows one thread to start executing just after another thread issues a memory reference and then waits until that reference completes before doing more work. This behavior is critical to maintaining efficient hardware execution of the microegines because memory latency may be significant. Stated differently, if only a single thread execution was supported, the microengines would sit idle for a significant number of cycles waiting for references to return and thereby reduce overall computational throughput. Multi-threaded execution allows the microengines to mask memory latency by performing useful independent work across several threads. Effectively, a corresponding plurality of sets of threads can be simultaneously active on each of the microengines 22a-22f while only one is actually operating at any one time.

The six microengines 22a-22f operate with shared system resources including the memory system 16, the PCI bus 14 and the FBUS 18. The memory system 16 may be accessed via a Synchronous Dynamic Random Access Memory (SDRAM) controller 26a and a Static Random Access Memory (SRAM) controller 26b. SDRAM memory 16a and SDRAM controller 26a may be typically used for processing large volumes of data or high bandwidth data, such as processing network payloads from network packets. The SRAM controller 26b and SRAM memory 16b may be used in a networking implementation for low latency, fast access tasks or low bandwidth data, such as accessing look-up tables, memory for the core processor 20, and so forth.

The six microengines 22a-22f access either the SDRAM 16a or SRAM 16b based on characteristics of the data. Low latency, low bandwidth data is stored in and fetched from SRAM 16b, whereas higher bandwidth data for which latency is not as important is stored in and fetched from SDRAM 16a. The microengines 22a-22f can execute memory reference instructions to either the SDRAM controller 26a or SRAM controller 26b.

Advantages of hardware multithreading can be explained in the context of SRAM or SDRAM memory accesses. For example, an SRAM access requested by a Thread_0 from a microengine will cause the SRAM controller 26b to initiate an access to the SRAM memory 16b. The SRAM controller 26b controls arbitration for the SRAM bus 15, accesses the SRAM 16b, fetches the data from the SRAM 16b, and returns data to a requesting microengine 22a-22b. During a SRAM access, if the microengine 22a had only a single thread that could operate, that microengine would be dormant until data was returned from the SRAM. By employing hardware context swapping within each of the microengines 22a-22f, another thread such as Thread_1 can function while the first thread, Thread_0, is awaiting the read data to return. Hardware context swapping enables other contexts with unique program counters to execute in that same microengine. Continuing the example, during execution Thread_1 may access the SDRAM memory 16a. While Thread_1 operates on the SDRAM unit, and Thread_0 is operating on the SRAM unit, a new thread such as Thread_2 can now operate in the microengine 22a. Thread_2 can operate for a certain amount of time until it needs to access memory or perform some other long latency operation, such as making an access to a bus interface. Therefore, the processor 12 can simultaneously perform a bus operation, SRAM operation and SDRAM operation with all being completed or operated upon by one microengine 22a, which microengine 22a has one more thread available to process more work in the data path.

The hardware context swapping also synchronizes completion of tasks. For example, it is possible that two threads could hit the same-shared resource such as the SRAM 16b. Each one of the separate functional units, such as the interface 28, the SRAM controller 26a, and the SDRAM controller 26b, reports back a flag signaling completion of an operation when a requested task from one of the microengine thread contexts is completed. When the flag is received by the microengine, the microengine can determine which thread to turn on.

The processor 12 includes a bus interface 28 that couples the processor to a second bus 18. In an implementation, an FBUS interface 28 couples the processor 12 to the so-called FBUS 18 (FIFO bus). The FBUS is a 64-bit wide FIFO bus, used to interface to Media Access Controller (MAC) devices. The FBUS interface 28 is responsible for controlling and interfacing the processor 12 to the FBUS 18.

The processor 12 also includes a PCI bus interface 24 that couples other system components that reside on the PCI bus 14 to the processor 12. The PCI bus interface 24 also provides a high-speed data path 24a to the SDRAM memory 16a. The data path 24a permits data to be moved quickly from the SDRAM 16a to the PCI bus 14, via direct memory access (DMA) transfers. The hardware based multithreaded processor 12 can employ a plurality of DMA channels so if one target of a DMA transfer is busy, another one of the DMA channels can take over the PCI bus 14 to deliver information to another target to maintain high processor 12 efficiency. The PCI bus interface 24 supports image transfers, target operations and master operations. Target operations are operations where slave devices on bus 14 access the SDRAM through reads and writes that are serviced as a slave to target operation. In master operations, the processor core 20 sends data directly to or receives data directly from the PCI interface 24.

Each of the functional units of the processor 12 are coupled to one or more internal buses. In an implementation, the internal buses are dual 32-bit buses (i.e., one bus for read and one for write). The multithreaded processor 12 also is constructed such that the sum of the bandwidths of the internal buses exceeds the bandwidth of external buses coupled to the processor 12. The internal core processor bus 32 may be an Advanced System Bus (ASB bus) that couples the processor core 20 to the memory controllers 26a and 26b and to an ASB translator 30. The ASB bus is a subset of an “AMBA” bus that is used with the Strong Arm processor core. The processor 12 also includes a private bus 34 that couples the microengine units to SRAM controller 26b, ASB translator 30 and FBUS interface 28. A memory bus 38 couples the SDRAM controller 26a, the PCI bus interface 24, the FBUS interface 28 and memory system 16 together, including Flash ROM 16c which is used for boot operations and the like.

The hardware-based multithreaded processor 12 may be utilized as a network processor. As a network processor, the hardware-based multithreaded processor 12 interfaces to network devices such as a media access controller (MAC) device such as a 10/100BaseT Octal MAC 13a or a Gigabit Ethernet device 13b. In general, the hardware-based multi-threaded processor 12 can interface to any type of communication device or interface that receives/sends large amount of data. The communication system 10 functioning in a networking application could receive a plurality of network packets from the devices 13a, 13b and process each of those packets independently in a parallel manner.

The processor 12 may also be utilized as a print engine for a postscript processor, as a processor for a storage subsystem such as RAID disk storage, or as a matching engine. In the securities industry for example, the advent of electronic trading requires the use of electronic matching engines to match orders between buyers and sellers. These and other parallel types of tasks can be accomplished on the system 10.

FIG. 2 shows a global arbitration system 40 for use with the multithreaded processor 12 of FIG. 1. A global command arbiter 42 is connected to each of the microengines 22a-22f, to the SDRAM controller 26a, to the SRAM controller 26b, to the interface 28 and to the PCI interface 24. The global command arbiter 42 functions to provide high bandwidth access to the shared system resources utilizing a minimal amount of buffer storage elements and minimal wiring. The global command arbiter provides each microengine 22a-22f with fair access to the common system resources of the SDRAM, SRAM, PCI interface registers and FBUS interface registers based on command priority and resource utilization, which is explained below.

In an implementation, each microengine 22a-22f has a two-command deep first-in, first-out (FIFO) register for issuing command requests for SDRAM 16a and SRAM 16b memory access, and for issuing command requests for access to registers in the PCI interface 24 and FBUS interface 28. The SDRAM controller 26a queues commands from the microengines in one of four FIFO command queue structures: an eight-entry high-priority queue 44, a sixteen-entry odd bank queue 46, a sixteen-entry even bank queue 48, and a twenty-four entry maintain order queue 50. A single physical random access memory (RAM) structure with four input pointers and four output pointers may be used to implement the SDRAM queues 44, 46, 48, 50. A reference request from a microengine may include a bit set called the “optimized MEM bit” which will be sorted into either the odd bank queue 46 or the even bank queue 48. If the memory reference request does not have a memory optimization bit set, the default will be to go into the order queue 50. The order queue 50 maintains the order of reference requests from the microengines 22a-22f. With a series of odd and even banks references it may be required that a signal is returned to both the odd and even banks. If the microengine 22f sorts the memory references into odd bank and even bank references and one of the banks, for example the even bank, is drained of memory references before the odd bank but the signal is asserted on the last even reference, the SDRAM controller 26a could conceivably signal back to a microengine that the memory request had completed, even though the odd bank reference had not been serviced. This occurrence could cause a coherency problem. The situation is avoided by providing the order queue 50 which permits a microengine to have multiple memory references outstanding, of which only its last memory reference needs to signal a completion.

The SDRAM controller 26a also included a high priority queue 44. If an incoming memory reference from one of the microengines goes directly to the high priority queue then it is operated upon at a higher priority than other memory references in the other queues.

A feature of the SDRAM controller 26a is that when a memory reference is stored in the queues, in addition to the optimized MEM bit that may be set, a “chaining bit” may be set to require special handling of contiguous memory references. A microengine context may issue chained memory references when the second and/or third reference of the chain must be scheduled by the SDRAM controller 26a immediately after the initial chained memory request. The global command arbiter 42 must ensure that chained references are delivered to consecutive locations of the same SDRAM controller queue.

The SRAM controller 26b also has four command queues: an eight-entry high priority queue 62, a sixteen-entry read queue 64, a sixteen-entry write order queue 66 and a twenty-four entry read-lock fail queue 68. A single physical RAM structure may be used to implement the four queues. The SRAM controller 26b is optimized based on the type of memory operation; i.e., a read or a write operation, and the predominant function that the SRAM performs is read operations.

The read lock fail queue 68 is used to hold read memory reference requests that fail because of a lock existing on a portion of memory. That is, one of the microengines issues a memory request that has a read lock request that is processed in an address and control queue. The memory request will operate on either the write order queue 66 or the read queue 64 and will recognize it as a read lock request. The SRAM controller 26b will access a lock lookup device to determine whether this memory location is already locked. If this memory location is locked from any prior read lock request, then this memory lock request will fail and will be stored in the read lock fail queue 68. If it is unlocked or if the lock lookup device shows no lock on that address, then the address of that memory reference will be used by the SRAM interface 26b to perform a traditional SRAM address read/write request to SRAM memory 16b. A command controller and address generator will also enter the lock into the lock look up device so that subsequent read lock requests will find the memory location locked. A memory location is unlocked by clearing a valid bit in a content addressable memory (CAM) of the SRAM controller. After an unlock, the read lock fail queue 68 becomes the highest priority queue giving all queued read lock misses a chance to issue a memory lock request. The read-lock miss queue is loaded by the SRAM controller itself and not directly from a microengine output buffer. The global arbiter 42 ensures that a command from a microengine to a SRAM queue is not selected on the same cycle that the SRAM controller must write a read-lock miss entry.

The FBUS interface 28 includes three command queues: an eight-entry push queue 72, an eight-entry pull queue 74 and an eight-entry hash queue 76. The pull queue is used when data is moved from a microengine to an FBUS interface resource, the push queue is used for reading data from the FBUS interface to a microengine, and the hash queue is used for sending from one to three hash arguments to a polynomial hash unit within the FBUS interface and for getting the hash result returned. The FBUS interface 28 in a network application can perform header processing of incoming packets from the FBUS 18. A key function performed by the FBUS interface 28 is extraction of packet headers, and a hashed lookup of microprogrammable source/destination/protocol in SRAM memory 16b. If the hash does not successfully resolve, then the packet header is subjected to more sophisticated processing.

The PCI bus interface 24 includes a single, two-entry direct memory access (DMA) command register 78. The DMA register provides a completion signal to the initiating microengine thread.

The global command arbiter 42 operates to select commands from the two-deep output command queues of each microengine for transmission to a destination queue in one of the functional units. The functional units include the core controller 20, the PCI interface 24, the SDRAM controller 26a, the SRAM controller 26b, the FBUS interface 28 and the microengines 22a to 22f. Each microengine request to the global command arbiter 42 is a three-bit encoded field that specifies the command type and destination. Each microengine global command arbiter request is serviced with the following priority:

1. SDRAM chained commands
2. SRAM
3. SDRAM
4. FBUS
5. PCI bus

The global arbiter maintains a pointer that indicates the last microengine request granted. If more than one request is present at the same priority, the global command arbiter selects the next higher numbered microengine (with a wrap-around feature). For example, the microengines 22a to 22f may be numbered from 1 to 6 in an implementation so that if a request from microengine 6 was the last one granted, then when priority is not an issue a request from microengine 1 is next up for consideration.

The three SRAM controller command queues 62, 64 and 66 are loaded directly from microengine commands. Since an SRAM command could be granted every cycle, it is possible that up to 6 additional SRAM commands will be granted and are in the pipeline, all of which could be destined for the same SRAM queue before a signal indicating that the queue is full is received by the global command arbiter. Thus, the SRAM controller asserts an SRAM_queue_full signal to the global command arbiter 42 if there is less than seven (7) empty entries in any SRAM command queue loaded from the microengines. For example, if the high priority queue has two entries filled then the SRAM_queue_full signal is asserted (because eight entries minus two entries is six). Similarly, if the read queue or the order queue contains ten entries then the SRAM_queue_full signal is asserted. This protocol is followed because a six cycle minimum latency exists from the assertion of a command request from a microengine and the command actually being stored in a destination queue.

The following diagram illustrates the timing of a request for a command destined for a queue in a system resource:

1 2 3 4 5 6 7 8 9
Req arb gat bus cmd rcv full arb NOGNT
req arb gnt bus cmd rcv full arb
req arb gnt bus cmd rcv full
req arb gat bus cmd rcv
req arb gnt bus cmd
req arb gnt bus
req arb NOGNT

Where: req=bus request from the microengine;

    • arb=arbitrate requests;
    • gnt=drive grant to appropriate microengine;
    • bus=enable tri-state bus driver;
    • cmd=drive command onto fx_cmd_bus;
    • rcv=receiving box queues command;
    • full=full_status_que signal driven if necessary;
    • nognt=a grant is not sent to queues that sent “full” by cycle 7.

Referring to the above timing diagram, in the first cycle, a request is sent to the global command arbiter. In cycle two, arbitration is performed and in cycle three the request is granted to the requesting microengine. In cycle four, a bus is enabled and in cycle five the command is driven onto the bus. In cycle six the receiving unit (SDRAM controller, SRAM controller, PCI bus interface or FBUS interface) queues the command. In cycle seven a full_status_que command is driven if necessary (e.g. that queue contains less than a minimum number of available entry spaces). In cycle eight, the global command arbiter is deciding whether another request should be granted to that system resource, but sees that the full_status_queue signal was generated. The arbiter then acts to deny requests (nognt) to the queue which sent a full signal by the seventh cycle.

The FBUS interface 28 has 3 command queues (pull, hash, push) which all contain eight (8) entries. Commands to the FBUS interface are not granted in consecutive cycles. Thus, when any of the 3 FBUS interface queues reaches four (4) entries (instead of the two discussed above for an eight entry queue) a FBUS_queue_full signal is sent to the global command arbiter since only a maximum of 3 commands can be in transit to the FBUS interface queues prior to the global arbiter detecting FBUS_queue_full.

The SDRAM controller 26a has 4 command queues (high=8, even=16, odd=16, order=24). The threshold for asserting SDRAM_queue_full is the same as for the SRAM, i.e. less than 7 entries available in any queue. However, commands to the SDRAM controller are not granted on consecutive cycles. This insures queue entry space for any SDRAM chained commands from a particular microengine, which must be granted, even after SDRAM_queue_full asserts. It is necessary to always transfer SDRAM chained commands to avoid a live-lock condition, in which the SDRAM controller is waiting for the chained command in one queue while the command is “stuck” in a microengine because the global arbiter is no longer granting SDRAM commands since a different SDRAM queue is “full”. A limit is placed on the chain length of SDRAM commands to three as a coding restriction. In addition, when a chained SDRAM command is granted to a microengine, the next SDRAM command to be granted must also come from the same microengine so that the paired commands arrive in the selected SDRAM queue contiguously.

The restrictions of not sending commands to the FBUS on consecutive cycles, and not sending commands to the SDRAM on consecutive cycles do not degrade system performance since each command requires many cycles to actually execute. The restriction is not placed on SRAM commands since the SRAM queue sizing is more than adequate, and more SRAM references requiring fewer cycles with lower latency are issued in most applications.

FIGS. 3A and 3B illustrate an implementation of a global command arbiter protocol process 100. The global command arbiter reviews 102 the command requests in the FIFO registers of the microengines 22a-22f. If all of the requests have the same priority 104, a pointer is checked 106 to determine the identity of the last microengine that had a request granted, and then the request of the next higher microengine is considered. Before granting the command request, the arbiter checks 108 to see if a queue_full_signal has been asserted. If so, the command request is denied 110 and the pointer is incremented 111 so that the next microengine's request will be considered. However, if no queue_full_signal has been asserted, then the command request is granted 112 and the flow returns to 102.

Referring again to step 104 of FIG. 3A, if the command requests in the microengines 22a to 22f have different priorities, then the global command arbiter checks 114 to see if a SDRAM request with a chained bit set has been granted previously. If so, then the SDRAM request from the same microengine that sent the previous SDRAM request with a chained bit is granted 116. Next, the SDRAM queues are checked 118 to determine if any contain less than “N” empty entries, where N is equal to the number of microengines plus one. In the implementation described above, the SDRAM_queue_full signal will be asserted 120 if any SDRAM queue contains less than seven (7) empty entries and then the flow returns to 102. If checking the queues 118 determines that the SDRAM queues have space for seven or more entries, then the flow returns to 102.

If there was no history of an SDRAM command request with a chained bit set 114, the global command arbiter determines 122 if there is a SRAM command request. If there is a SRAM request, the SRAM queues are checked 124 to see if any SRAM queue contains less than N empty entries. If so, then a SRAM_queue_full signal is asserted 126, the command request is denied and the flow moves to 134 where the arbiter determines if a SDRAM request has been made. However, if the answer 124 is no, then the arbiter checks 128 to see if the SRAM controller 26b needs to write a read_lock_miss entry. If so, then the command request is denied in step 130 and the flow moves to 134; if not, then the command request is granted 132 and the flow returns to 102.

If the answer was no at 122, then the arbiter checks 134 (see FIG. 3B) to see if a SDRAM request is being made. If so, the arbiter determines 136 if the last granted request was also a SDRAM command request. If it was, then the request is denied 138 and the flow goes to 146 where the arbiter determines if an FBUS command request has been made. Commands are not granted to the SDRAM controller in consecutive cycles to ensure that there is adequate queue entry space for a SDRAM chained command which is always granted when it occurs (even after a SDRAM_queue_full signal has been asserted). If the last granted command request was not an SDRAM command the SDRAM queues are checked 140 to see if any contains less than N entries. If so, then an SDRAM_queue_full signal is asserted 142, access is denied 138 and the flow moves to 146. If the SDRAM queues have adequate entry space, then the command request is granted 144 and the flow returns to 102.

If a SDRAM request is not being made 134, then the arbiter checks 146 to see if an FBUS command request has been made. If so, the arbiter checks 148 to see if the last granted request was a FBUS request. If so, then the request is denied 150 and the flow moves to 160 where the arbiter determines if a PCI command request has been made. Command requests to the FBUS are not granted in consecutive cycles to improve processing efficiency of the system. If the last granted request was not an FBUS command request 148, then the FBUS queues are checked 152 to see if any contain less than “F” empty entries. For the example discussed above where there are six microengines and each of the FBUS command queues (pull, hash, push) contains eight entries, F equals five (5) since only a maximum of three (3) commands can be in transit to the FBI queues. Thus, if four or fewer entries are available in any FBUS queue, then the FBUS_queue_full signal is asserted 154, the command is denied 150 and the flow moves to 160. However, if the FBUS queues have adequate space, the request is granted 156 and the flow returns to 102.

If an FBUS request is not made 146, a PCI command request has been asserted 160. Direct memory access is granted and a completion signal is sent, then the flow returns to 102.

It is to be understood that while implementations of the invention have been described, the foregoing description is intended to illustrate and not limit the invention, which is defined by the scope of the appended claims. For example, the flow chart depicted in FIGS. 3A and 3B could be modified to accommodate more, less or different system resources. Other aspects, advantages, and modifications are within the scope of the following claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3373408Apr 16, 1965Mar 12, 1968Rca CorpComputer capable of switching between programs without storage and retrieval of the contents of operation registers
US3478322May 23, 1967Nov 11, 1969IbmData processor employing electronically changeable control storage
US3623001Jan 6, 1970Nov 23, 1971Peripheral Business EquipmentInput data preparation system
US3736566Aug 18, 1971May 29, 1973IbmCentral processing unit with hardware controlled checkpoint and retry facilities
US3792441Mar 8, 1972Feb 12, 1974Burroughs CorpMicro-program having an overlay micro-instruction
US3889243Oct 18, 1973Jun 10, 1975IbmStack mechanism for a data processor
US3940745Apr 26, 1974Feb 24, 1976Ing. C. Olivetti & C., S.P.A.Data processing unit having a plurality of hardware circuits for processing data at different priority levels
US4016548Apr 11, 1975Apr 5, 1977Sperry Rand CorporationCommunication multiplexer module
US4032899Jan 19, 1976Jun 28, 1977International Business Machines CorporationApparatus and method for switching of data
US4075691Nov 6, 1975Feb 21, 1978Bunker Ramo CorporationCommunication control unit
US4130890Jun 8, 1977Dec 19, 1978Itt Industries, Inc.Integrated DDC memory with bitwise erase
US4400770Nov 10, 1980Aug 23, 1983International Business Machines CorporationCache synonym detection and handling means
US4514807Feb 13, 1984Apr 30, 1985Tatsuo NogiParallel computer
US4523272Apr 8, 1982Jun 11, 1985Hitachi, Ltd.Bus selection control in a data transmission apparatus for a multiprocessor system
US4658351Oct 9, 1984Apr 14, 1987Wang Laboratories, Inc.Task control means for a multi-tasking data processing system
US4709347Dec 17, 1984Nov 24, 1987Honeywell Inc.Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network
US4745544Dec 12, 1985May 17, 1988Texas Instruments IncorporatedMaster/slave sequencing processor with forced I/O
US4788640Jan 17, 1986Nov 29, 1988Intel CorporationPriority logic system
US4831358Dec 21, 1982May 16, 1989Texas Instruments IncorporatedCommunications system employing control line minimization
US4858108Mar 12, 1986Aug 15, 1989Hitachi, Ltd.Priority control architecture for input/output operation
US4866664Mar 9, 1987Sep 12, 1989Unisys CorporationIntercomputer communication control apparatus & method
US4890218Aug 10, 1988Dec 26, 1989Raytheon CompanyVariable length instruction decoding apparatus having cross coupled first and second microengines
US4890222Jun 24, 1987Dec 26, 1989Honeywell Inc.Apparatus for substantially syncronizing the timing subsystems of the physical modules of a local area network
US4991112Dec 21, 1988Feb 5, 1991U.S. Philips CorporationGraphics system with graphics controller and DRAM controller
US5115507Mar 25, 1991May 19, 1992U.S. Philips Corp.System for management of the priorities of access to a memory and its application
US5140685Sep 16, 1991Aug 18, 1992Unisys CorporationRecord lock processing for multiprocessing data system with majority voting
US5142683Oct 7, 1991Aug 25, 1992Unisys CorporationIntercomputer communication control apparatus and method
US5155831Apr 24, 1989Oct 13, 1992International Business Machines CorporationData processing system with fast queue store interposed between store-through caches and a main memory
US5155854 *Feb 3, 1989Oct 13, 1992Digital Equipment CorporationSystem for arbitrating communication requests using multi-pass control unit based on availability of system resources
US5168555Sep 6, 1989Dec 1, 1992Unisys CorporationInitial program load control
US5173897Dec 19, 1990Dec 22, 1992Alcatel N.V.Method of restoring the correct cell sequence, particularly in an atm exchange, and output unit therefor
US5251205Sep 4, 1990Oct 5, 1993Digital Equipment CorporationMultiple protocol routing
US5255239Aug 13, 1991Oct 19, 1993Cypress Semiconductor CorporationBidirectional first-in-first-out memory device with transparent and user-testable capabilities
US5263169 *Oct 20, 1991Nov 16, 1993Zoran CorporationBus arbitration and resource management for concurrent vector signal processor architecture
US5313454Apr 1, 1992May 17, 1994Stratacom, Inc.Congestion control for cell networks
US5347648Jul 15, 1992Sep 13, 1994Digital Equipment CorporationEnsuring write ordering under writeback cache error conditions
US5367678 *Dec 6, 1990Nov 22, 1994The Regents Of The University Of CaliforniaMultiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically
US5379295Jul 31, 1991Jan 3, 1995Nec CorporationCross-connect system for asynchronous transfer mode
US5379432Jul 19, 1993Jan 3, 1995Taligent, Inc.Object-oriented interface for a procedural operating system
US5390329Jul 20, 1994Feb 14, 1995Cray Research, Inc.Responding to service requests using minimal system-side context in a multiprocessor environment
US5392391Oct 18, 1991Feb 21, 1995Lsi Logic CorporationHigh performance graphics applications controller
US5392411Feb 3, 1993Feb 21, 1995Matsushita Electric Industrial Co., Ltd.Dual-array register file with overlapping window registers
US5392412Oct 3, 1991Feb 21, 1995Standard Microsystems CorporationData communication controller for use with a single-port data packet buffer
US5404464Feb 11, 1993Apr 4, 1995Ast Research, Inc.Bus control system and method that selectively generate an early address strobe
US5404469Feb 25, 1992Apr 4, 1995Industrial Technology Research InstituteMulti-threaded microprocessor architecture utilizing static interleaving
US5404482Jun 22, 1992Apr 4, 1995Digital Equipment CorporationProcessor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills
US5432918Jun 22, 1992Jul 11, 1995Digital Equipment CorporationMethod and apparatus for ordering read and write operations using conflict bits in a write queue
US5448702Mar 2, 1993Sep 5, 1995International Business Machines CorporationAdapters with descriptor queue management capability
US5450351Nov 19, 1993Sep 12, 1995International Business Machines CorporationContent addressable memory implementation with random access memory
US5452437Nov 18, 1991Sep 19, 1995Motorola, Inc.Methods of debugging multiprocessor system
US5452452Jun 4, 1993Sep 19, 1995Cray Research, Inc.System having integrated dispatcher for self scheduling processors to execute multiple types of processes
US5459842Jun 26, 1992Oct 17, 1995International Business Machines CorporationSystem for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory
US5459843Jul 28, 1994Oct 17, 1995International Business Machines CorporationRISC-type pipeline processor having N slower execution units operating in parallel interleaved and phase offset manner with a faster fetch unit and a faster decoder
US5463625Oct 1, 1993Oct 31, 1995International Business Machines CorporationHigh performance machine for switched communications in a heterogeneous data processing network gateway
US5467452Jul 14, 1993Nov 14, 1995International Business Machines CorporationRouting control information via a bus selectively controls whether data should be routed through a switch or a bus according to number of destination processors
US5475856Oct 17, 1994Dec 12, 1995International Business Machines CorporationDynamic multi-mode parallel processing array
US5485455Jan 28, 1994Jan 16, 1996Cabletron Systems, Inc.Network having secure fast packet switching and guaranteed quality of service
US5515296Jun 29, 1994May 7, 1996Intel CorporationScan path for encoding and decoding two-dimensional signals
US5517648Mar 16, 1995May 14, 1996Zenith Data Systems CorporationSymmetric multiprocessing system with unified environment and distributed system functions
US5539737Dec 30, 1994Jul 23, 1996Advanced Micro Devices, Inc.Programmable disrupt of multicast packets for secure networks
US5542070Dec 19, 1994Jul 30, 1996Ag Communication Systems CorporationMethod for rapid development of software systems
US5542088Apr 29, 1994Jul 30, 1996Intergraph CorporationMethod and apparatus for enabling control of task execution
US5544236Jun 10, 1994Aug 6, 1996At&T Corp.Access to unsubscribed features
US5550816Dec 29, 1994Aug 27, 1996Storage Technology CorporationMethod and apparatus for virtual switching
US5557766Oct 21, 1992Sep 17, 1996Kabushiki Kaisha ToshibaHigh-speed processor for handling multiple interrupts utilizing an exclusive-use bus and current and previous bank pointers to specify a return bank
US5568476Oct 26, 1994Oct 22, 19963Com CorporationMethod and apparatus for avoiding packet loss on a CSMA/CD-type local area network using receive-sense-based jam signal
US5568617Jan 13, 1994Oct 22, 1996Hitachi, Ltd.Processor element having a plurality of processors which communicate with each other and selectively use a common bus
US5574922Jun 17, 1994Nov 12, 1996Apple Computer, Inc.Processor with sequences of processor instructions for locked memory updates
US5581729Mar 31, 1995Dec 3, 1996Sun Microsystems, Inc.Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system
US5592622May 10, 1995Jan 7, 19973Com CorporationNetwork intermediate system with message passing architecture
US5613071Jul 14, 1995Mar 18, 1997Intel CorporationMethod and apparatus for providing remote memory access in a distributed memory multiprocessor system
US5613136Oct 29, 1993Mar 18, 1997University Of Iowa Research FoundationLocality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor
US5617327Jul 30, 1993Apr 1, 1997Xilinx, Inc.Method for entering state flow diagrams using schematic editor programs
US5623489Apr 17, 1995Apr 22, 1997Ipc Information Systems, Inc.Channel allocation system for distributed digital switching network
US5627829Jun 6, 1995May 6, 1997Gleeson; Bryan J.Method for reducing unnecessary traffic over a computer network
US5630074May 15, 1995May 13, 1997Network Systems CorporationInter-program communication and scheduling method for personal computers
US5630130Dec 10, 1993May 13, 1997Centre Electronique Horloger S.A.Multi-tasking low-power controller having multiple program counters
US5633865Jul 29, 1996May 27, 1997NetvantageApparatus for selectively transferring data packets between local area networks
US5644623Jan 31, 1996Jul 1, 1997Safco Technologies, Inc.Automated quality assessment system for cellular networks by using DTMF signals
US5649110Nov 7, 1994Jul 15, 1997Ben-Nun; MichaelTraffic shaping system with virtual circuit table time stamps for asynchronous transfer mode networks
US5649157Mar 30, 1995Jul 15, 1997Hewlett-Packard Co.Memory controller with priority queues
US5651002Jul 12, 1995Jul 22, 19973Com CorporationInternetworking device with enhanced packet header translation and memory
US5659687Apr 18, 1996Aug 19, 1997Electronics & Telecommunications Research InstituteDevice for controlling memory data path in parallel processing computer system
US5680641Aug 16, 1995Oct 21, 1997Sharp Microelectronics Technology, Inc.Multiple register bank system for concurrent I/O operation in a CPU datapath
US5689566Oct 24, 1995Nov 18, 1997Nguyen; Minhtam C.Network with secure communications sessions
US5692126Jan 24, 1995Nov 25, 1997Bell Atlantic Network Services, Inc.ISDN access to fast packet data network
US5699537Dec 22, 1995Dec 16, 1997Intel CorporationProcessor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions
US5701434Mar 16, 1995Dec 23, 1997Hitachi, Ltd.Interleave memory controller with a common access queue
US5717898May 10, 1995Feb 10, 1998Intel CorporationCache coherency mechanism for multiprocessor computer systems
US5721870May 22, 1995Feb 24, 1998Nec CorporationLock control for a shared main storage data processing system
US5724574Apr 2, 1996Mar 3, 1998Remote Systems Company, LlcMethod and apparatus for transferring data to a remote workstation using communications established as a background function at time workstation
US5740402Jun 13, 1995Apr 14, 1998Silicon Graphics, Inc.Conflict resolution in interleaved memory systems with multiple parallel accesses
US5742587Feb 28, 1997Apr 21, 1998Lanart CorporationLoad balancing port switching hub
US5742782Apr 14, 1995Apr 21, 1998Hitachi, Ltd.Processing apparatus for executing a plurality of VLIW threads in parallel
US5742822Dec 19, 1995Apr 21, 1998Nec CorporationMultithreaded processor which dynamically discriminates a parallel execution and a sequential execution of threads
US5745913Aug 5, 1996Apr 28, 1998Exponential Technology, Inc.Multi-processor DRAM controller that prioritizes row-miss requests to stale banks
US5751987May 4, 1995May 12, 1998Texas Instruments IncorporatedDistributed processing memory chip with embedded logic having both data memory and broadcast memory
US5754764Feb 22, 1994May 19, 1998National Semiconductor Corp.Combination of input output circuitry and local area network systems
US5761507Mar 5, 1996Jun 2, 1998International Business Machines CorporationClient/server architecture supporting concurrent servers within a server with a transaction manager providing server/connection decoupling
US5761522Apr 18, 1996Jun 2, 1998Fuji Xerox Co., Ltd.Program control system programmable to selectively execute a plurality of programs
US5764915Mar 8, 1996Jun 9, 1998International Business Machines CorporationObject-oriented communication interface for network protocol access using the selected newly created protocol interface object and newly created protocol layer objects in the protocol stack
US5768528May 24, 1996Jun 16, 1998V-Cast, Inc.Client-server system for delivery of online information
US5781551Sep 15, 1994Jul 14, 1998Texas Instruments IncorporatedComputer communications system with tree architecture and communications method
US5781774Sep 3, 1996Jul 14, 1998Intel CorporationProcessor having operating modes for an upgradeable multiprocessor computer system
US5784649Mar 13, 1996Jul 21, 1998Diamond Multimedia Systems, Inc.Multi-threaded FIFO pool buffer and bus transfer control system
US5784712Mar 1, 1995Jul 21, 1998Unisys CorporationMethod and apparatus for locally generating addressing information for a memory access
US5796413Dec 6, 1995Aug 18, 1998Compaq Computer CorporationGraphics controller utilizing video memory to provide macro command capability and enhanched command buffering
US5797043Mar 13, 1996Aug 18, 1998Diamond Multimedia Systems, Inc.System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs
US5805816Jan 28, 1997Sep 8, 1998Compaq Computer Corp.Network packet switch using shared memory for repeating and bridging packets at media rate
US5809235Mar 8, 1996Sep 15, 1998International Business Machines CorporationObject oriented network event management framework
US5809237Mar 27, 1995Sep 15, 1998Intel CorporationRegistration of computer-based conferencing system
US5809530Nov 13, 1995Sep 15, 1998Motorola, Inc.Method and apparatus for processing multiple cache misses using reload folding and store merging
US5812868Sep 16, 1996Sep 22, 1998Motorola Inc.Method and apparatus for selecting a register file in a data processing system
US5828746Jun 7, 1995Oct 27, 1998Lucent Technologies Inc.Telecommunications network
US5828863Jun 9, 1995Oct 27, 1998Canon Information Systems, Inc.Interface device connected between a LAN and a printer for outputting formatted debug information about the printer to the printer
US5828881Nov 9, 1995Oct 27, 1998Chromatic Research, Inc.System and method for stack-based processing of multiple real-time audio tasks
US5828901Dec 21, 1995Oct 27, 1998Cirrus Logic, Inc.Method and apparatus for placing multiple frames of data in a buffer in a direct memory access transfer
US5832215Jul 10, 1991Nov 3, 1998Fujitsu LimitedData gathering/scattering system for a plurality of processors in a parallel computer
US5835755Apr 4, 1994Nov 10, 1998At&T Global Information Solutions CompanyMulti-processor computer system for operating parallel client/server database processes
US5838988Jun 25, 1997Nov 17, 1998Sun Microsystems, Inc.Computer product for precise architectural update in an out-of-order processor
US5850399Mar 27, 1998Dec 15, 1998Ascend Communications, Inc.Hierarchical packet scheduling method and apparatus
US5850530Dec 18, 1995Dec 15, 1998International Business Machines CorporationMethod and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data
US5854922Jan 16, 1997Dec 29, 1998Ford Motor CompanyMicro-sequencer apparatus and method of combination state machine and instruction memory
US5857188Apr 29, 1996Jan 5, 1999Ncr CorporationManagement of client requests in a client-server environment
US5860138Oct 2, 1995Jan 12, 1999International Business Machines CorporationProcessor with compiler-allocated, variable length intermediate storage
US5860158Nov 15, 1996Jan 12, 1999Samsung Electronics Company, Ltd.Cache control unit with a cache request transaction-oriented protocol
US5886992Apr 15, 1997Mar 23, 1999Valtion Teknillinen TutkimuskeskusFrame synchronized ring system and method
US5887134Jun 30, 1997Mar 23, 1999Sun MicrosystemsSystem and method for preserving message order while employing both programmed I/O and DMA operations
US5890208Dec 3, 1996Mar 30, 1999Samsung Electronics Co., Ltd.Command executing method for CD-ROM disk drive
US5892979Oct 29, 1997Apr 6, 1999Fujitsu LimitedQueue control apparatus including memory to save data received when capacity of queue is less than a predetermined threshold
US5898686Dec 13, 1996Apr 27, 1999Cabletron Systems, Inc.Network bridge with multicast forwarding table
US5898701Dec 21, 1995Apr 27, 1999Cypress Semiconductor CorporationMethod and apparatus for testing a device
US5905876Dec 16, 1996May 18, 1999Intel CorporationQueue ordering for memory and I/O transactions in a multiple concurrent transaction computer system
US5905889Mar 20, 1997May 18, 1999International Business Machines CorporationResource management system using next available integer from an integer pool and returning the integer thereto as the next available integer upon completion of use
US5909686Jun 30, 1997Jun 1, 1999Sun Microsystems, Inc.Hardware-assisted central processing unit access to a forwarding database
US5915123Oct 31, 1997Jun 22, 1999Silicon SpiceMethod and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements
US5918235Apr 4, 1997Jun 29, 1999Hewlett-Packard CompanyObject surrogate with active computation and probablistic counter
US5933627Jul 1, 1996Aug 3, 1999Sun MicrosystemsThread switch on blocked load or store using instruction thread field
US5937187Jul 1, 1996Aug 10, 1999Sun Microsystems, Inc.Method and apparatus for execution and preemption control of computer process entities
US5938736Jun 30, 1997Aug 17, 1999Sun Microsystems, Inc.Search engine architecture for a high performance multi-layer switch element
US5940612Sep 27, 1995Aug 17, 1999International Business Machines CorporationSystem and method for queuing of tasks in a multiprocessing system
US5940866Dec 13, 1995Aug 17, 1999International Business Machines CorporationInformation handling system having a local address queue for local storage of command blocks transferred from a host processing side
US5946487Jun 10, 1996Aug 31, 1999Lsi Logic CorporationObject-oriented multi-media architecture
US5948081Dec 22, 1997Sep 7, 1999Compaq Computer CorporationSystem for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed
US5953336Aug 5, 1996Sep 14, 1999Virata LimitedMethod and apparatus for source rate pacing in an ATM network
US5958031Jun 25, 1997Sep 28, 1999Samsung Electronics Co., Ltd.Data transmitting/receiving device of a multiprocessor system and method therefor
US5961628Jan 28, 1997Oct 5, 1999Samsung Electronics Co., Ltd.Load and store unit for a vector processor
US5968169Sep 25, 1997Oct 19, 1999Advanced Micro Devices, Inc.Superscalar microprocessor stack structure for judging validity of predicted subroutine return addresses
US5970013Feb 26, 1998Oct 19, 1999Lucent Technologies Inc.Adaptive addressable circuit redundancy method and apparatus with broadcast write
US5974518Apr 10, 1997Oct 26, 1999Milgo Solutions, Inc.Smart buffer size adaptation apparatus and method
US5978838Aug 26, 1996Nov 2, 1999Samsung Electronics Co., Ltd.Coordination and synchronization of an asymmetric, single-chip, dual multiprocessor
US5983274May 8, 1997Nov 9, 1999Microsoft CorporationCreation and use of control information associated with packetized network data by protocol drivers and device drivers
US5995513Sep 8, 1995Nov 30, 1999Sgs-Thomson Microelectronics S.A.Multitask processing system
US6012151Apr 21, 1997Jan 4, 2000Fujitsu LimitedInformation processing apparatus and distributed processing control method
US6014729 *Sep 29, 1997Jan 11, 2000Firstpass, Inc.Shared memory arbitration apparatus and method
US6023742Jul 18, 1997Feb 8, 2000University Of WashingtonReconfigurable computing architecture for providing pipelined data paths
US6032190Oct 3, 1997Feb 29, 2000Ascend Communications, Inc.System and method for processing data packets
US6032218May 28, 1998Feb 29, 20003Com CorporationConfigurable weighted round robin arbiter
US6047002Jan 6, 1999Apr 4, 2000Advanced Micro Devices, Inc.Communication traffic circle system and method for performing packet conversion and routing between different packet formats including an instruction field
US6049867Aug 4, 1997Apr 11, 2000International Business Machines CorporationMethod and system for multi-thread switching only when a cache miss occurs at a second or higher level
US6058168Dec 20, 1996May 2, 2000Tixi.Com Gmbh Telecommunication SystemsMethod and microcomputer system for the automatic, secure and direct transmission of data
US6061710Oct 29, 1997May 9, 2000International Business Machines CorporationMultithreaded processor incorporating a thread latch register for interrupt service new pending threads
US6067300Jun 11, 1998May 23, 2000Cabletron Systems, Inc.Method and apparatus for optimizing the transfer of data packets between local area networks
US6067585May 14, 1998May 23, 2000Compaq Computer CorporationAdaptive interface controller that can operate with segments of different protocol and transmission rates in a single integrated device
US6070231Dec 2, 1997May 30, 2000Intel CorporationMethod and apparatus for processing memory requests that require coherency transactions
US6072781Oct 22, 1996Jun 6, 2000International Business Machines CorporationMulti-tasking adapter for parallel network applications
US6073215Aug 3, 1998Jun 6, 2000Motorola, Inc.Data processing system having a data prefetch mechanism and method therefor
US6079008Apr 3, 1998Jun 20, 2000Patton Electronics Co.Multiple thread multiple data predictive coded parallel processing system and method
US6085215Nov 17, 1997Jul 4, 2000Cabletron Systems, Inc.Scheduling mechanism using predetermined limited execution time processing threads in a communication network
US6085248Apr 24, 1997Jul 4, 2000Xaqtu CorporationMedia access control transmitter and parallel network management system
US6085294Oct 24, 1997Jul 4, 2000Compaq Computer CorporationDistributed data dependency stall mechanism
US6092127May 15, 1998Jul 18, 2000Hewlett-Packard CompanyDynamic allocation and reallocation of buffers in links of chained DMA operations by receiving notification of buffer full and maintaining a queue of buffers available
US6092158Jun 13, 1997Jul 18, 2000Intel CorporationMethod and apparatus for arbitrating between command streams
US6104700Feb 3, 1998Aug 15, 2000Extreme NetworksPolicy based quality of service
US6111886Aug 21, 1997Aug 29, 2000Advanced Micro Devices, Inc.Apparatus for and method of communicating among devices interconnected on a bus
US6112016Mar 27, 1997Aug 29, 2000Intel CorporationMethod and apparatus for sharing a signal line between agents
US6122251Nov 12, 1997Sep 19, 2000Nec CorporationSwitch control circuit and control method of ATM switchboard
US6128669Sep 30, 1997Oct 3, 2000Compaq Computer CorporationSystem having a bridge with distributed burst engine to decouple input/output task from a processor
US6134665Jan 20, 1998Oct 17, 2000Digital Equipment CorporationComputer with remote wake up and transmission of a status packet when the computer fails a self test
US6141677Oct 13, 1995Oct 31, 2000Apple Computer, Inc.Method and system for assigning threads to active sessions
US6141689Dec 12, 1996Oct 31, 2000International Business Machines Corp.Method and mechanism for allocating switched communications ports in a heterogeneous data processing network gateway
US6141765May 18, 1998Oct 31, 2000Gigabus, Inc.Low power, high speed communications bus
US6144669Dec 12, 1997Nov 7, 2000Newbridge Networks CorporationPrioritized PVC management queues for improved frame processing capabilities
US6145054Jan 21, 1998Nov 7, 2000Sun Microsystems, Inc.Apparatus and method for handling multiple mergeable misses in a non-blocking cache
US6157955Jun 15, 1998Dec 5, 2000Intel CorporationPacket processing system including a policy engine having a classification unit
US6160562Aug 18, 1998Dec 12, 2000Compaq Computer CorporationSystem and method for aligning an initial cache line of data read from local memory by an input/output device
US6170051Dec 23, 1997Jan 2, 2001Micron Technology, Inc.Apparatus and method for program level parallelism in a VLIW processor
US6175927Oct 6, 1998Jan 16, 2001International Business Machine CorporationAlert mechanism for service interruption from power loss
US6182177Jun 13, 1997Jan 30, 2001Intel CorporationMethod and apparatus for maintaining one or more queues of elements such as commands using one or more token queues
US6195676Jan 11, 1993Feb 27, 2001Silicon Graphics, Inc.Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes
US6199133Mar 29, 1996Mar 6, 2001Compaq Computer CorporationManagement communication bus for networking devices
US6201807Feb 27, 1996Mar 13, 2001Lucent TechnologiesReal-time hardware method and apparatus for reducing queue processing
US6212542Dec 16, 1996Apr 3, 2001International Business Machines CorporationMethod and system for executing a program within a multiscalar processor by processing linked thread descriptors
US6212544Oct 23, 1997Apr 3, 2001International Business Machines CorporationAltering thread priorities in a multithreaded processor
US6212604Dec 3, 1998Apr 3, 2001Sun Microsystems, Inc.Shared instruction cache for multiple processors
US6212611Nov 3, 1998Apr 3, 2001Intel CorporationMethod and apparatus for providing a pipelined memory controller
US6216220Oct 8, 1998Apr 10, 2001Hyundai Electronics Industries Co., Ltd.Multithreaded data processing method with long latency subinstructions
US6223207Jan 13, 1998Apr 24, 2001Microsoft CorporationInput/output completion port queue data structures and methods for using same
US6223238Mar 31, 1998Apr 24, 2001Micron Electronics, Inc.Method of peer-to-peer mastering over a computer bus
US6223243Jun 5, 1998Apr 24, 2001Nec CorporationAccess control method with plural users having I/O commands prioritized in queues corresponding to plural memory units
US6223274Nov 19, 1998Apr 24, 2001Interuniversitair Micro-Elecktronica Centrum (Imec)Power-and speed-efficient data storage/transfer architecture models and design methodologies for programmable or reusable multi-media processors
US6223279Jun 7, 1995Apr 24, 2001Kabushiki Kaisha ToshibaSingle chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM
US6247025Sep 22, 1997Jun 12, 2001International Business Machines CorporationLocking and unlocking mechanism for controlling concurrent access to objects
US6256713Apr 29, 1999Jul 3, 2001International Business Machines CorporationBus optimization with read/write coherence including ordering responsive to collisions
US6269391Jun 19, 1997Jul 31, 2001Novell, Inc.Multi-processor scheduling kernel
US6272109Nov 18, 1997Aug 7, 2001Cabletron Systems, Inc.Hierarchical schedules for different ATM traffic
US6272520Dec 31, 1997Aug 7, 2001Intel CorporationMethod for detecting thread switch events
US6272616Jun 17, 1998Aug 7, 2001Agere Systems Guardian Corp.Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths
US6275505May 30, 1998Aug 14, 2001Alcatel Canada Inc.Method and apparatus for packetizing data into a data stream
US6279113Jun 4, 1998Aug 21, 2001Internet Tools, Inc.Dynamic signature inspection-based network intrusion detection
US6282169Jun 11, 1999Aug 28, 2001Amplify.Net Inc.Serial redundant bypass control mechanism for maintaining network bandwidth management service
US6286083Jul 8, 1998Sep 4, 2001Compaq Computer CorporationComputer system with adaptive memory arbitration scheme
US6289011May 20, 1998Sep 11, 2001Samsung Electronics Co., Ltd.2nn multiplexing switch
US6295600Jun 28, 1999Sep 25, 2001Sun Microsystems, Inc.Thread switch on blocked load or store using instruction thread field
US6298370Apr 4, 1997Oct 2, 2001Texas Instruments IncorporatedComputer operating process allocating tasks between first and second processors at run time based upon current processor load
US6307789Dec 28, 1999Oct 23, 2001Intel CorporationScratchpad memory
US6311261Sep 15, 1997Oct 30, 2001Georgia Tech Research CorporationApparatus and method for improving superscalar processors
US6320861May 15, 1998Nov 20, 2001Marconi Communications, Inc.Hybrid scheme for queuing in a shared memory ATM switch buffer
US6324624Dec 28, 1999Nov 27, 2001Intel CorporationRead lock miss control and queue management
US6335932Jun 30, 1999Jan 1, 2002Broadcom CorporationHigh performance self balancing low cost network switching architecture based on distributed hierarchical shared memory
US6338078Dec 17, 1998Jan 8, 2002International Business Machines CorporationSystem and method for sequencing packets for multiprocessor parallelization in a computer network system
US6345334Jan 6, 1999Feb 5, 2002Nec CorporationHigh speed semiconductor memory device capable of changing data sequence for burst transmission
US6347344 *Oct 14, 1998Feb 12, 2002Hitachi, Ltd.Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor
US6349331Jun 5, 1998Feb 19, 2002Lsi Logic CorporationMultiple channel communication system with shared autonegotiation controller
US6356962Sep 30, 1998Mar 12, 2002Stmicroelectronics, Inc.Network device and method of controlling flow of data arranged in frames in a data-based network
US6359911Dec 4, 1998Mar 19, 2002Koninklijke Philips Electronics N.V. (Kpenv)MPEG-2 transport demultiplexor architecture with non-time-critical post-processing of packet information
US6360262Nov 24, 1997Mar 19, 2002International Business Machines CorporationMapping web server objects to TCP/IP ports
US6360277Jul 22, 1998Mar 19, 2002Crydom CorporationAddressable intelligent relay
US6366998Oct 14, 1998Apr 2, 2002Conexant Systems, Inc.Reconfigurable functional units for implementing a hybrid VLIW-SIMD programming model
US6373848Jul 28, 1998Apr 16, 2002International Business Machines CorporationArchitecture for a multi-port adapter with a single media access control (MAC)
US6377998Aug 22, 1997Apr 23, 2002Nortel Networks LimitedMethod and apparatus for performing frame processing for a network
US6389031Nov 4, 1998May 14, 2002Polytechnic UniversityMethods and apparatus for fairly scheduling queued packets using a ram-based search engine
US6389449Mar 22, 1999May 14, 2002Clearwater Networks, Inc.Interstream control and communications for multi-streaming digital processors
US6393026Sep 17, 1998May 21, 2002Nortel Networks LimitedData packet processing system and method for a router
US6393483Jun 30, 1997May 21, 2002Adaptec, Inc.Method and apparatus for network interface card load balancing and port aggregation
US6404737Aug 10, 2000Jun 11, 2002Ahead Communications Systems, Inc.Multi-tiered shaping allowing both shaped and unshaped virtual circuits to be provisioned in a single virtual path
US6415338Feb 10, 1999Jul 2, 2002Globespan, Inc.System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier
US6418488Apr 23, 2001Jul 9, 2002Emc CorporationData transfer state machines
US6424657Dec 26, 2000Jul 23, 2002Verizon Communications Inc.Traffic queueing for remote terminal DSLAMs
US6424659Jul 17, 1998Jul 23, 2002Network Equipment Technologies, Inc.Multi-layer switching apparatus and method
US6426940Jun 30, 1998Jul 30, 2002Samsung Electronics, Co. Ltd.Large scaled fault tolerant ATM switch and a self-routing method in a 2NN multiplexing switch
US6426943Apr 3, 1999Jul 30, 2002Top Layer Networks, Inc.Application-level data communication switching system and process for automatic detection of and quality of service adjustment for bulk data transfers
US6427196Aug 31, 1999Jul 30, 2002Intel CorporationSRAM controller for parallel processor architecture including address and command queue and arbiter
US6430626Aug 1, 2000Aug 6, 2002Compaq Computer CorporationNetwork switch with a multiple bus structure and a bridge interface for transferring network data between different buses
US6434145Jun 22, 1998Aug 13, 2002Applied Micro Circuits CorporationProcessing of network data by parallel processing channels
US6438132Oct 14, 1998Aug 20, 2002Nortel Networks LimitedVirtual port scheduler
US6438134Aug 24, 1998Aug 20, 2002Alcatel Canada Inc.Two-component bandwidth scheduler having application in multi-class digital communications systems
US6448812Jun 11, 1998Sep 10, 2002Infineon Technologies North America Corp.Pull up/pull down logic for holding a defined value during power down mode
US6453404May 27, 1999Sep 17, 2002Microsoft CorporationDistributed data cache with memory allocation model
US6457015May 7, 1999Sep 24, 2002Network Appliance, Inc.Adaptive and generalized status monitor
US6463035Dec 30, 1998Oct 8, 2002At&T CorpMethod and apparatus for initiating an upward signaling control channel in a fast packet network
US6463072Dec 28, 1999Oct 8, 2002Intel CorporationMethod and apparatus for sharing access to a bus
US6463480Mar 10, 1997Oct 8, 2002International Business Machines CorporationMethod and system of processing a plurality of data processing requests, and method and system of executing a program
US6463527Mar 20, 1998Oct 8, 2002Uzi Y. VishkinSpawn-join instruction set architecture for providing explicit multithreading
US6466898Jan 12, 1999Oct 15, 2002Terence ChanMultithreaded, mixed hardware description languages logic simulation on engineering workstations
US6477562Dec 16, 1998Nov 5, 2002Clearwater Networks, Inc.Prioritized instruction scheduling for multi-streaming processors
US6484224Nov 29, 1999Nov 19, 2002Cisco Technology Inc.Multi-interface symmetric multiprocessor
US6501731Jun 25, 1999Dec 31, 2002Intel CorporationCBR/VBR traffic scheduler
US6507862May 11, 1999Jan 14, 2003Sun Microsystems, Inc.Switching method in a multi-threaded processor
US6522188Apr 10, 1998Feb 18, 2003Top Layer Networks, Inc.High-speed data bus for network switching
US6526451Sep 30, 1998Feb 25, 2003Stmicroelectronics, Inc.Method and network device for creating circular queue structures in shared memory
US6526452Jun 28, 1999Feb 25, 2003Cisco Technology, Inc.Methods and apparatus for providing interfaces for mixed topology data switching system
US6529983Nov 3, 1999Mar 4, 2003Cisco Technology, Inc.Group and virtual locking mechanism for inter processor synchronization
US6532509 *Dec 22, 1999Mar 11, 2003Intel CorporationArbitrating command requests in a parallel multi-threaded processing system
US6535878Mar 19, 1998Mar 18, 2003Roxio, Inc.Method and system for providing on-line interactivity over a server-client network
US6552826Jun 21, 2001Apr 22, 2003Worldquest Network, Inc.Facsimile network
US6553406Aug 3, 2000Apr 22, 2003Prelude Systems, Inc.Process thread system receiving request packet from server thread, initiating process thread in response to request packet, synchronizing thread process between clients-servers.
US6560667Dec 28, 1999May 6, 2003Intel CorporationHandling contiguous memory references in a multi-queue system
US6570850Apr 23, 1998May 27, 2003Giganet, Inc.System and method for regulating message flow in a digital data network
US6577542Oct 22, 2001Jun 10, 2003Intel CorporationScratchpad memory
US6584522Dec 30, 1999Jun 24, 2003Intel CorporationCommunication between processors
US6604125May 19, 2000Aug 5, 2003Sun Microsystems, Inc.Mechanism for enabling a thread unaware or non thread safe application to be executed safely in a multi-threaded environment
US6606704Aug 31, 1999Aug 12, 2003Intel CorporationParallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode
US6625654Dec 28, 1999Sep 23, 2003Intel CorporationThread signaling in multi-threaded network processor
US6628668Mar 16, 1999Sep 30, 2003Fujitsu Network Communications, Inc.Crosspoint switch bandwidth allocation management
US6629147Mar 31, 2000Sep 30, 2003Intel CorporationSegmentation and reassembly of data frames
US6629236Nov 12, 1999Sep 30, 2003International Business Machines CorporationMaster-slave latch circuit for multithreaded processing
US6631422Aug 26, 1999Oct 7, 2003International Business Machines CorporationNetwork adapter utilizing a hashing function for distributing packets to multiple processors for parallel processing
US6631430Dec 28, 1999Oct 7, 2003Intel CorporationOptimizations to receive packet status from fifo bus
US6631462Jan 5, 2000Oct 7, 2003Intel CorporationMemory shared between processing threads
US6657963Jul 30, 1999Dec 2, 2003Alcatel Canada Inc.Method and apparatus for controlling data congestion in a frame relay/ATM internetworking system
US6658551Mar 30, 2000Dec 2, 2003Agere Systems Inc.Method and apparatus for identifying splittable packets in a multithreaded VLIW processor
US6661774Feb 16, 1999Dec 9, 2003Efficient Networks, Inc.System and method for traffic shaping packet-based signals
US6661794Dec 29, 1999Dec 9, 2003Intel CorporationMethod and apparatus for gigabit packet assignment for multithreaded packet processing
US6665699Sep 23, 1999Dec 16, 2003Bull Hn Information Systems Inc.Method and data processing system providing processor affinity dispatching
US6665755 *Dec 22, 2000Dec 16, 2003Nortel Networks LimitedExternal memory engine selectable pipeline architecture
US6667920Jun 9, 2003Dec 23, 2003Intel CorporationScratchpad memory
US6668317Aug 31, 1999Dec 23, 2003Intel CorporationMicroengine for parallel processor architecture
US6671827Dec 21, 2000Dec 30, 2003Intel CorporationJournaling for parallel hardware threads in multithreaded processor
US6675190Oct 7, 1999Jan 6, 2004AlcatelMethod for cooperative multitasking in a communications network, and a network element for carrying out the method
US6675192Nov 11, 2002Jan 6, 2004Hewlett-Packard Development Company, L.P.Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers
US6678746Aug 1, 2000Jan 13, 2004Hewlett-Packard Development Company, L.P.Processing network packets
US6680933Sep 23, 1999Jan 20, 2004Nortel Networks LimitedTelecommunications switches and methods for their operation
US6681300Oct 2, 2001Jan 20, 2004Intel CorporationRead lock miss control and queue management
US6684326Mar 31, 1999Jan 27, 2004International Business Machines CorporationMethod and system for authenticated boot operations in a computer system of a networked computing environment
US6694380Dec 27, 1999Feb 17, 2004Intel CorporationMapping requests from a processing unit that uses memory-mapped input-output space
US6697379May 17, 1999Feb 24, 2004Inria Institut National De Recherche En Informatique Et En AutomatiqueSystem for transmitting messages to improved stations, and corresponding processing
US6721325Apr 23, 1998Apr 13, 2004Alcatel Canada Inc.Fair share scheduling of multiple service classes with prioritized shaping
US6724767Mar 16, 1999Apr 20, 2004Intel CorporationTwo-dimensional queuing/de-queuing methods and systems for implementing the same
US6728845Jul 30, 2002Apr 27, 2004Intel CorporationSRAM controller for parallel processor architecture and method for controlling access to a RAM using read and read/write queues
US6732187Sep 24, 1999May 4, 2004Cisco Technology, Inc.Opaque packet handles
US6754211Dec 1, 1999Jun 22, 2004Mosaid Technologies, Inc.Method and apparatus for wire speed IP multicast forwarding
US6754222Jun 12, 2000Jun 22, 2004Samsung Electronic Co., Ltd.Packet switching apparatus and method in data network
US6768717May 26, 2000Jul 27, 2004Network Equipment Technologies, Inc.Apparatus and method for traffic shaping in a network switch
US6775284Jan 7, 2000Aug 10, 2004International Business Machines CorporationMethod and system for frame and protocol classification
US6792488May 15, 2003Sep 14, 2004Intel CorporationCommunication between processors
US6798744May 19, 2000Sep 28, 2004Pmc-Sierra, Inc.Method and apparatus for interconnection of flow-controlled communication
US6826615Jun 12, 2001Nov 30, 2004Bluearc Uk LimitedApparatus and method for hardware implementation or acceleration of operating system functions
US6834053Oct 27, 2000Dec 21, 2004Nortel Networks LimitedDistributed traffic scheduler
US6850521Mar 17, 2000Feb 1, 2005Broadcom CorporationNetwork switch
US6856622Feb 20, 2001Feb 15, 2005Pmc-Sierra, Inc.Multicast cell scheduling protocol
US6873618Mar 16, 1999Mar 29, 2005Nortel Networks LimitedMultipoint network routing protocol
US6876561Dec 3, 2003Apr 5, 2005Intel CorporationScratchpad memory
US6895457Sep 16, 2003May 17, 2005Intel CorporationBus interface with a first-in-first-out memory
US6925637May 16, 2001Aug 2, 2005Esmertec AgLow-contention grey object sets for concurrent, marking garbage collection
US6931641Apr 4, 2000Aug 16, 2005International Business Machines CorporationController for multiple instruction thread processors
US6934780 *Oct 3, 2003Aug 23, 2005Nortel Networks LimitedExternal memory engine selectable pipeline architecture
US6934951Jan 17, 2002Aug 23, 2005Intel CorporationParallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section
US6938147May 11, 1999Aug 30, 2005Sun Microsystems, Inc.Processor with multiple-thread, vertically-threaded pipeline
US6944850Dec 21, 2000Sep 13, 2005Intel CorporationHop method for stepping parallel hardware threads
US6947425Jul 27, 2000Sep 20, 2005Intel CorporationMulti-threaded sequenced transmit software for packet forwarding device
US6952824Nov 10, 2000Oct 4, 2005Intel CorporationMulti-threaded sequenced receive for fast network port stream of packets
US6959002 *Jul 18, 2001Oct 25, 2005Integrated Device Technology, Inc.Traffic manager for network switch port
US6967963 *Dec 1, 1998Nov 22, 20053Com CorporationTelecommunication method for ensuring on-time delivery of packets containing time-sensitive data
US6976095 *Dec 30, 1999Dec 13, 2005Intel CorporationPort blocking technique for maintaining receive packet ordering for a multiple ethernet port switch
US6981077 *Dec 22, 2000Dec 27, 2005Nortel Networks LimitedGlobal access bus architecture
US6983350 *Aug 31, 1999Jan 3, 2006Intel CorporationSDRAM controller for parallel processor architecture
US7006495 *Aug 31, 2001Feb 28, 2006Intel CorporationTransmitting multicast data packets
US7065569 *Jan 9, 2001Jun 20, 2006Turin Networks, Inc.System and method for remote traffic management in a communication network
US7069548 *Jun 28, 2002Jun 27, 2006Intel CorporationInter-procedure global register allocation method
US7096277 *Aug 7, 2002Aug 22, 2006Intel CorporationDistributed lookup based on packet contents
US7100102 *Sep 18, 2003Aug 29, 2006Intel CorporationMethod and apparatus for performing cyclic redundancy checks
US7111072 *Sep 13, 2000Sep 19, 2006Cosine Communications, Inc.Packet routing system and method
US7111296 *Jul 8, 2003Sep 19, 2006Intel CorporationThread signaling in multi-threaded processor
US7124196 *Aug 7, 2002Oct 17, 2006Intel CorporationProcessing a network packet using queues
US7126952 *Sep 28, 2001Oct 24, 2006Intel CorporationMultiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US7149786 *Oct 4, 1999Dec 12, 2006Jetter AgNetwork for data transmission
US7181742 *Nov 19, 2002Feb 20, 2007Intel CorporationAllocation of packets and threads
US7191321 *Aug 19, 2003Mar 13, 2007Intel CorporationMicroengine for parallel processor architecture
US7206858 *Sep 19, 2002Apr 17, 2007Intel CorporationDSL transmit traffic shaper structure and procedure
US7248584 *Aug 7, 2002Jul 24, 2007Intel CorporationNetwork packet processing
US7305500Feb 10, 2004Dec 4, 2007Intel CorporationSram controller for parallel processor architecture including a read queue and an order queue for handling requests
US7328289Sep 1, 2004Feb 5, 2008Intel CorporationCommunication between processors
US7352769Sep 12, 2002Apr 1, 2008Intel CorporationMultiple calendar schedule reservation structure and method
US20010023487Mar 14, 2001Sep 20, 2001Akiko KawamotoMulticast system, authentication server terminal, multicast receiver terminal controlling method, and storage medium
US20020027448Jun 11, 1998Mar 7, 2002Tommaso BacigalupoPull up/pull down logic for holding a defined value during power down mode
US20020041520Oct 22, 2001Apr 11, 2002Intel Corporation, A California CorporationScratchpad memory
US20020075878Aug 25, 1998Jun 20, 2002Chin LeeIp multicast interface
US20020118692Jan 4, 2001Aug 29, 2002Oberman Stuart F.Ensuring proper packet ordering in a cut-through and early-forwarding network switch
US20020150047Apr 17, 2002Oct 17, 2002Globespanvirata IncorporatedSystem and method for scheduling transmission of asynchronous transfer mode cells
US20020181194Jun 4, 2001Dec 5, 2002Sun Microsystems, Inc.Computer bus rack having an increased density of card slots
US20030043803Aug 31, 2001Mar 6, 2003Hooper Donald F.Transmitting multicast data packets
US20030067934Sep 28, 2001Apr 10, 2003Hooper Donald F.Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US20030086434Nov 2, 2001May 8, 2003Kloth Axel K.SRAM based cache for DRAM routing table lookups
US20030105917Dec 17, 1999Jun 5, 2003Farrell L. OstlerCircular address register
US20030110166Dec 12, 2001Jun 12, 2003Gilbert WolrichQueue management
US20030115347Dec 18, 2001Jun 19, 2003Gilbert WolrichControl mechanisms for enqueue and dequeue operations in a pipelined network processor
US20030115426Dec 17, 2001Jun 19, 2003Rosenbluth Mark B.Congestion management for high speed queuing
US20030131198Jan 7, 2002Jul 10, 2003Gilbert WolrichQueue array caching in network devices
US20030140196Jan 23, 2002Jul 24, 2003Gilbert WolrichEnqueue operations for multi-buffer packets
US20030145159Jul 30, 2002Jul 31, 2003Intel Corporation, A Delaware CorporationSRAM controller for parallel processor architecture
US20030147409Feb 1, 2002Aug 7, 2003Gilbert WolrichProcessing data packets
US20030161303Feb 22, 2002Aug 28, 2003Nortel Networks LimitedTraffic switching using multi-dimensional packet classification
US20030161337Jul 12, 2001Aug 28, 2003Weinman Joseph BernardBroadcast/multicast system and protocol for circuit-switched networks
US20030196012May 15, 2003Oct 16, 2003Gilbert WolrichCommunication between processors
US20030210574Jun 9, 2003Nov 13, 2003Intel Corporation, A California CorporationScratchpad memory
US20030231635Jun 18, 2002Dec 18, 2003Kalkunte Suresh S.Scheduling system for transmission of cells to ATM virtual circuits and DSL ports
US20040039895Aug 20, 2003Feb 26, 2004Intel Corporation, A California CorporationMemory shared between processing threads
US20040052269Sep 12, 2002Mar 18, 2004Hooper Donald F.Multiple calendar schedule reservation structure and method
US20040054880Aug 19, 2003Mar 18, 2004Intel Corporation, A California CorporationMicroengine for parallel processor architecture
US20040059828Sep 19, 2002Mar 25, 2004Hooper Donald F.DSL transmit traffic shaper structure and procedure
US20040071152Oct 10, 2003Apr 15, 2004Intel Corporation, A Delaware CorporationMethod and apparatus for gigabit packet assignment for multithreaded packet processing
US20040073728Sep 16, 2003Apr 15, 2004Intel Corporation, A California CorporationOptimizations to receive packet status from FIFO bus
US20040073778Jul 8, 2003Apr 15, 2004Adiletta Matthew J.Parallel processor architecture
US20040085901Nov 5, 2002May 6, 2004Hooper Donald F.Flow control in a network environment
US20040098496Jul 8, 2003May 20, 2004Intel Corporation, A California CorporationThread signaling in multi-threaded network processor
US20040109369Dec 3, 2003Jun 10, 2004Intel Corporation, A California CorporationScratchpad memory
US20040148382Dec 29, 2003Jul 29, 2004Narad Charles E.Language for handling network packets
US20040162933Feb 10, 2004Aug 19, 2004Intel Corporation, A Delaware CorporationSram controller for parallel processor architecture including an address and command queue and method for controlling access to a RAM
US20040252686Jun 16, 2003Dec 16, 2004Hooper Donald F.Processing a data packet
US20050033884Sep 1, 2004Feb 10, 2005Intel Corporation, A Delaware CorporationCommunication between processors
US20050149665Feb 16, 2005Jul 7, 2005Intel Corporation, A Delaware CorporationScratchpad memory
US20060007871Sep 1, 2005Jan 12, 2006Welin Andrew MSystems, processes and integrated circuits for improved packet scheduling of media over packet
US20060069882Sep 21, 2005Mar 30, 2006Intel Corporation, A Delaware CorporationMemory controller for processor having multiple programmable units
US20060156303Sep 28, 2005Jul 13, 2006Hooper Donald FMulti-threaded sequenced receive for fast network port stream of packets
EP0379709A2 *Dec 21, 1989Aug 1, 1990International Business Machines CorporationSingle-fifo high speed combining switch
EP0464715A2 *Jun 28, 1991Jan 8, 1992Digital Equipment CorporationInterlock queueing
EP0633678A1 *Jun 29, 1993Jan 11, 1995ALCATEL BELL Naamloze VennootschapResequencing method and resequencing device realizing such a method
EP0745933A2 *May 7, 1996Dec 4, 1996International Business Machines CorporationMultiple port register file with interleaved write ports
EP0773648A1 *Nov 7, 1995May 14, 1997ALCATEL BELL Naamloze VennootschapMethod and apparatus for managing multicast connections
EP0809180A2 *May 22, 1997Nov 26, 1997Seiko Epson CorporationData processing circuit, microcomputer, and electronic equipment
EP0959602B1May 11, 1999Feb 15, 2006Inria Institut National De Recherche En Informatique Et En AutomatiqueArrangement for the transmission of messages with improved stations and corresponding method
Non-Patent Citations
Reference
1"10-/100-Mbps Ethernet Media Access Controller (MAC) Core", NEC, 1988, pp. 1-5.
2"Enterprise Hardware, Intel Expected to Unveil New Networking Chip," News.Com, Aug. 26, 1999, (accessed on Aug. 23, 2005), pp. 1-5.
3"Enterprise Hardware, Intel Expected to Unveil New Networking Chip," News.Com, Aug. 26, 1999, <http://new.com.com/Intel+expected+to+unveil+new+networking+chip/2100-1001_3230315.html> (accessed on Aug. 23, 2005), pp. 1-5.
4 *"Performance modeling and architecture exploration of network processors" by Govind et al. (abstract only) Publication Date: Sep. 19-22, 2005.
5"The ATM Forum Technical Committee Traffic Management Specification Version 4.1", The ATM Forum (Mar. 1999).
6Agarwal et al., "April: A Processor Architecture for Multiprocessing", Laboratory for Computer Science, MIT, 1990 IEEE, pp. 104-114.
7Beckerle, M.J., "Overview of the START (*T) multithreaded computer" (abstract only), Publication Date: Feb. 22-26, 1993.
8Byrd et al., "Multithread Processor Architectures," IEEE Spectrum, 32(8):38-46, New York, Aug. 1995.
9Chandranmenon, G.P., et al., "Trading Packet Headers for Packet Processing" IEEE/ACM Transactions on Networking, 4(2):141-152, Apr. 1996.
10Chappell et al., "Simultaneous Subordinate Microthreading (SSMT)", 1999 IEEE, pp. 186-195.
11Dictionary of Computer Words: An A to Z Guide to Today's Computers, Revised Edition, Houghton Mifflin Company: Boston, Massachusetts, pp. 220, (1995).
12Digital Semiconductor 21140A PCI Fast Ethernet LAN Controller, Hardware Reference Manual, Digital Equipment Corporation, pp. i-x, 1-1 through 1-5, 2-1 throught 2-12, 3-1 through 3-38, 4-31 through 5-2, 6-1 through 6-24, (Mar. 1998).
13Doyle et al., Microsoft Press Computer Dictionary, 2nd ed., Microsoft Press, Redmond, Washington, USA, p. 326, (1994).
14Farrens et al., "Strategies for Achieving Improved Processor Throughput," 1991 ACM, pp. 362-369.
15Fillo et al., "The M-Machine Multicomputer," IEEE Proceedings of MICRO-28, pp. 146-156, (1995).
16Frazier, Howard, "Gigabit Ethernet: From 100 to 1,000 Mbps", IEEE Internet Computing, pp. 24-31, (1999).
17Frazier, Howard, "The 802.3z Gigabit Ethernet: Standard", IEEE Network, pp. 6-7, (1998).
18Giroux, N., et al., "Queuing and Scheduling: Quality of Service in ATM Networks, Chapter 5", Quality of Service in ATM Networks: State-of-the-Art Traffic Management, pp. 96-121 (1998).
19Gomez et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the TRAP Protocol," Journal of Parallel and Distributed Computing, Academic Press, Duluth, Minnesota, USA, 40(1):103-117, Jan. 1997.
20Haug et al., "Reconfigurable hardware as shared resource for parallel threads," IEEE Symposium on FPGAs for Custom Computing Machines, 2 pages, (1998).
21Hauser et al., "Garp: a MIPS processor with a reconfigurable coprocessor," Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 12-21, (1997).
22Hyde, R., "Overview of Memory Management," Byte, 13(4):219-225, (1988).
23Ippoliti, A., et al., "Parallel Media Access Controller for Packet Communications at Gb/s Rates", IEEE, pp. 991-996, (1990).
24Jenks, S., et al., "Nomadic Threads: A migrating multithread approach to remote memory accesses in multiprocessors" (abstract only), Publication Date: Oct. 20-23, 1996.
25Kaiserswerth, M., "The parallel Protocol Engine", IEEE/ACM Transactions on Networking, 1(6):650-663, Dec. 1993.
26Khailany, B., et al., "Imagine: Media Processing with Streams," IEEE Micro, Mar.-Apr. 2001, pp. 35-46.
27Leon-Garcia, A., Communication Networks: Fundamental Concepts and Key Architectures, McGraw-Hill Higher Education, Copyright 2000, pp. 195-198, 215-219, & 380-385.
28Lim, A., et al., "Improving Performance of Adaptive Media Access Control Protocols for High-Density Wireless Networks", Proceedings of the 1999 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN 'pp) , pp. 316-321, Jun. 1999.
29Litch et al., "StrongARMing Portable Communications," IEEE Micro, 18(2):48-55, Mar. 1998.
30Mollenauer, J.F., et al., "An Efficient Media Access Control Protocol for Broadband Wireless Access Systems" IEEE Standard, IEEE 802.16 Broadband Wireless Access Working Group, 19 pages, Oct. 1999.
31Ocheltree, K.B., et al., "A Comparison of fibre channel and 802 MAC services", Proceedings of 18th Conference on Local Computer Networks, abstract only, 1 page, Sep. 1993.
32Schmidt et al., "The Performance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, Online!, Nov. 13, 1998, pp. 1-19.
33Shaw, M.C., et al., UNIX Internals: A Systems Operations Handbook, Windcrest Books, pp. 30-37, 1987.
34Thistle et al., "A Processor Architecture for Horizon," IEEE Proc. Supercomputing '88, pp. 35-41, Nov. 1988.
35Todorova, P., et al., "Quality-of-Service-Oriented Media Access Control for Advanced Mobile Multimedia Satellite Systems", Proceedings of the 36th Annual Hawaii International Conference on System Sciences (HICSS'03), 8 pages, Jan. 2003.
36Tremblay et al., "A Three Dimensional Register File for Superscalar Processors," IEEE Proceedings of the 28th Annual Hawaii International Conference on System Sciences, pp. 191-201, (1995).
37Trimberger et al, "A time-multiplexed FPGA," Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 22-28, (1997).
38Turner et al., "Design of a High Performance Active Router," Internet Document, Online!, 20 pages, Mar. 18, 1999.
39U.S. Appl. No. 09/473,571, filed Dec. 28, 1999, Wolrich et al.
40U.S. Appl. No. 09/475,614, filed Dec. 30, 1999, Wolrich et al.
41Vibhatavanij et al., "Simultaneous Multithreading-Based Routers," Proceedings of the 2000 International Conference of Parallel Processing, Toronto, Ontario, Canada, Aug. 21-24, 2000, pp. 362-369.
42Vuppala, V., et al., "Layer-3 switching using virtual network ports", IEEE Proc. Computer Communications and Networks, pp. 642-648, 1999.
43Wazlowski et al., "PRSIM-II computer and architecture," IEEE Proceedings, Workshop on FPGAs for Custom Computing Machines, pp. 9-16, (1993).
44Wikipedia entry, "Media Access Control", retrieved from http://en.wikipedia.org/wiki/Media_access_control, 2 pages, Jul. 31, 2007.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US20100211955 *Sep 7, 2007Aug 19, 2010CwiControlling 32/64-bit parallel thread execution within a microsoft operating system utility program
Classifications
U.S. Classification710/240, 710/52, 718/104
International ClassificationG06F9/38, G06F13/00, G06F13/14
Cooperative ClassificationG06F9/3851
European ClassificationG06F9/38E4
Legal Events
DateCodeEventDescription
Jul 11, 2008ASAssignment
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WOLRICH, GILBERT;BERNSTEIN, DEBRA;ADILETTA, MATTHEW J.;AND OTHERS;REEL/FRAME:021217/0529
Effective date: 20000320
Feb 7, 2011REMIMaintenance fee reminder mailed
Jul 1, 2011SULPSurcharge for late payment
Year of fee payment: 7
Jul 1, 2011FPAYFee payment
Year of fee payment: 8
May 14, 2014ASAssignment
Owner name: SONY CORPORATION OF AMERICA, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:032893/0199
Effective date: 20140402
Dec 24, 2014FPAYFee payment
Year of fee payment: 12