|Publication number||USRE42897 E1|
|Application number||US 11/294,700|
|Publication date||Nov 8, 2011|
|Priority date||Sep 1, 1999|
|Also published as||CN1218461C, CN1291821A, US6181120, USRE38906, USRE44910|
|Publication number||11294700, 294700, US RE42897 E1, US RE42897E1, US-E1-RE42897, USRE42897 E1, USRE42897E1|
|Inventors||Charles E. Hawkes, Michael M. Walters, Robert H. Isham|
|Original Assignee||Intersil Americas Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (19), Non-Patent Citations (17), Referenced by (3), Classifications (11), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
Notice: More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,181,120. The reissue applications are reissue application Ser. No. 10/045,169 (the grandparent reissue); reissue application Ser. No. 10/375,914 (the parent, continuation reissue); and reissue application Ser. No. (11/294,700) (the present, continuation reissue application). All three reissue applications are reissues of the same U.S. Pat. No. 6,181,120.
This continuation reissue application claims the benefit of U.S. Provisional Application Ser. No. 60/151,971, filed Sep. 1, 1999.
The present invention relates to DC/DC converters.
As the complexity and clock speed of CPUs continue to rise, greater demands are placed on the power supplies (DC/DC converters) that supply the operating voltage to the CPUs. Typically, the operating voltage of CPUs is specified with a relatively tight tolerance to ensure proper operation of the CPU. The tight tolerances on CPU operating voltages are being further narrowed as CPU clock and CPU bus speeds increase, and CPU operating voltages decrease. The decrease in permissible tolerances on CPU operating voltages has resulted in a corresponding increase in the regulation specifications of power supplies that supply operating voltages to CPUs.
The current drawn by a CPU generally undergoes frequent variation and rapid changes of substantial magnitude. For example, the current a CPU draws from a power supply may change by as much as 10-75 Amps per microsecond. These frequently varying and rapidly changing demands for substantial amounts of current are referred to as load transients. These extreme load transients cause a corresponding voltage transient on voltage output of the power supply, thereby making it very difficult for a power supply to comply with tight power supply regulation specifications. Many power supplies incorporate very large capacitors to reduce the effect of these large and rapid load transients, and thereby lessen the resultant corresponding voltage transients on the output voltage of the power supply to an acceptable level. However, the use of large capacitors adds significantly to the cost, size and weight of the power supply.
In order to reduce the number and size of capacitors needed to lessen the effect of a given load transient on power supply output voltage, a technique known as “droop” is employed. Normally, power supplies are designed to have an output voltage that is essentially independent of the load current. However, in applications where a power supply will be required to comply with tight regulation specifications in a high-load-transient environment, there is an advantage in carefully controlling and/or adjusting the output impedance of the power supply to thereby cause the power supply output voltage to decrease by a predetermined amount in response to an increase in current demanded by or being supplied to the load.
In conventional current-mode DC/DC converters, the duty cycle of the DC/DC converter is modulated by a negative-feedback voltage loop to maintain the desired output voltage. The feedback voltage loop has a DC voltage gain which determines the amount of “droop” in the output impedance of the power supply. The DC voltage gain of the feedback loop is, therefore, designed to be relatively low in order to achieve a relatively small amount of droop and thereby maintain a substantial degree of voltage regulation to comply with the tight tolerances placed upon the operating voltage supplied to the CPU.
The low DC gain in the feedback loop, however, results in any variations or offsets in the voltages within the DC/DC converter being reflected in a corresponding error in the output voltage of the converter. The only known solution to this problem is to design precise circuitry using components having tight tolerances in order to achieve low-offset voltages and/or precise internal voltages within the DC/DC converter. The inclusion of such precise circuitry adds substantially to the cost and complexity of the converter.
Therefore, what is needed in the art is a converter that maintains voltage regulation in a high-load-transient environment.
Furthermore, what is needed in the art is a converter which does not depend upon large capacitors to maintain voltage regulation in a high-load transient environment, and is therefore less expensive to build, smaller in size and lighter in weight.
Moreover, what is needed in the art is a converter which achieves voltage regulation in a high-load transient environment without the use of precision circuitry, and is therefore less complex and less expensive to build.
The present invention provides a DC/DC converter having a controlled output impedance and which provides for a controlled droop in the output voltage in response to load transients.
The invention comprises, in one form thereof, a DC/DC converter having an output voltage and sourcing an output current to a load. The DC/DC converter includes an error amplifier with a reference input and a summing input. The reference input is electrically connected to a reference voltage. The summing input is electrically connected to the output voltage and the output current. The summing input is configured for adding together the output voltage and the output current. The error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current. A comparator receives the error signal. The comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input. A power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition. The power switch has a control input electrically connected to the comparator output signal. The power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the DC/DC converter.
An advantage of the present invention is that droop in the output voltage of the converter in response to a load transient is controlled and reduced.
Another advantage of the present invention is that the need for a plurality of large capacitors to maintain regulation of the output voltage in a high-load transient environment is eliminated, and therefore the present invention is less expensive to manufacture, is of a lighter weight and smaller in size than conventional DC/DC converters.
A further advantage of the present invention is that it is essentially immune to errors in internal reference and offset voltages.
The above-mentioned and other features and advantages of this invention, and the manner of attaining them, will become apparent and be better understood by reference to the following description of one embodiment of the invention in conjunction with the accompanying drawings, wherein:
Corresponding reference characters indicate corresponding parts throughout the several views. The exemplification set out herein illustrates one preferred embodiment of the invention, in one form, and such exemplification is not to be construed as limiting the scope of the invention in any manner.
Referring now to the drawings, and particularly to
Referring now to
Referring now to
As will be described in more detail hereinafter, the duty cycle of DC/DC converter 10 is modulated by a negative-feedback voltage loop to maintain the desired output voltage VOUT across load 22. In a current-mode converter (as in
To achieve output voltage regulation, output voltage VOUT is sensed and divided down by the voltage divider formed by R1 and R2 to produce the voltage VFB at node 26. Error Amp 28 amplifies the difference between VFB and the voltage reference VREF at node 30 and produces the error voltage VERROR at node 32. Thus, error amp 28 adjusts the VERROR voltage at node 30 as needed to achieve a power switch 14 duty cycle that forces VFB at node 26 to be equal to VREF. Subtraction circuit 35 subtracts VISENSE from VERROR. Because the current sensed by current sensor 24 is subtracted from VERROR in the form of VISENSE, error amp 28 also adjusts VERROR at node 32 in accordance with VISENSE to produce the needed duty cycle. This results in an effective control, or programming, of the current sensed by current sensor 24. Depending on the gain of the signal conditioning block 36, the VERROR signal at node 32 can be proportional to the intra-cycle peaks of the sensed current (known as Peak Current Control) or the VERROR signal may be proportional to the average value of the sensed current (known as Average Current Control).
To implement either Peak Current or Average Current Control, it is necessary to add frequency compensation to the voltage feedback loop to achieve stability. Frequency compensation is accomplished by CCOMP and R1. CCOMP and R1 add a high-frequency pole into the feedback loop that cancels a zero that is due to the Equivalent Series Resistance (ESR) of the output capacitor CL. Depending on the details of the circuit values, this compensating pole is sometimes not needed. The feedback resistor RFB is adjusted to control the DC gain of error amplifier 28, and thereby provide the desired amount of droop in the output voltage VOUT of converter 10. Since the voltage VERROR at node 32 is proportional to VISENSE, which represents the current sensed by current sensor 24 and which is proportional to load current IOUT, a reduction in DC gain will cause the output voltage VOUT to vary with the load current IOUT. In this manner, a controlled droop in the output impedance of converter 10 is achieved. For example, the voltage VISENSE may vary by 2V as the load current IOUT varies from 0 to 10 Amps. If the ratio of RFB to R1, is equal to 10 (ten), the voltage VOUT will decrease by 0.1V as the load current is increased from 0 to 10 Amps (hence, “Droop”).
The fundamental problem with the method of converter in achieving and controlling droop resides in the low DC gain of the voltage feedback loop. This low gain is used to provide the drooping characteristic, but it also has an undesirable side-effect. As a result of this low DC gain, any variations in the VRAMP signal or DC offsets in current sensor 24 or comparator 16 will be reflected in a corresponding error in the voltage VOUT. For example, if the average value of the voltage VRAMP has tolerance of ±200 mV, and the ratio of RFB to R1 is equal to 20, an additional error term of ±10 mV on the voltage VOUT will result. The only known solution to this problem is to design precise circuitry in order to achieve low-offset voltages and/or a precise VRAMP voltage. The inclusion of such precise circuitry adds substantially to the cost and complexity of a DC/DC converter.
Referring now to
The most fundamental feature of DC/DC converter 100 is that current sensor 124 is electrically connected to the output voltage feedback loop. More particularly, VISENESE is divided by the voltage divider formed by R1 and R2, and this divided portion forms part of VFB. However, it is to be understood that the current through inductor 120 or the current through diode 118 can be sensed and similarly connected to the output voltage feedback loop, rather than the current through power switch 114. VISENESE is connected to the voltage feedback loop without first being frequency compensated by error amplifier 128, as in conventional DC/DC converter 10 of
To understand how DC/DC converter 100 creates the desired drooping output voltage characteristic, first consider the operation of DC/DC converter 100 under a no-load condition with IOUT=0. In this case, VISENSE=0, and the output voltage VOUT of converter 100, under this no-load condition, is given by Vref (R1+R2)/R2. Note that R1 and R2 here are intentionally chosen so that the no-load output voltage of converter 100 is a predetermined amount greater than the desired target voltage. At full load, when IOUT=IMAX, VISENSE will equal VISENSE, MAX, and thus we have VOUT=[VREF(R1+R2)/R2]−VISENSE,MAX. Thus, as the current through load 122 increases from zero to full load current, output voltage VOUT decreases, or droops, by VISENSE,MAX Volts.
Note especially that the same frequency compensation provided by RCOMP and CCOMP is applied to both the VFB voltage signal and the VISENSE current signal. In this way, average current mode control is implemented without the need for a separate signal conditioning block (Gc(s) in
Referring now to
While this invention has been described as having a preferred design, the present invention can be further modified within the spirit and scope of this disclosure. This application is therefore intended to cover any variations, uses, or adaptations of the present invention using the general principles disclosed herein. Further, this application is intended to cover such departures from the present disclosure as come within the known or customary practice in the art to which this invention pertains and which fall within the limits of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4468722||Jul 28, 1982||Aug 28, 1984||Reliance Electric Company||Power supply having slope controlled output volt-ampere characteristic|
|US4536700||Mar 28, 1984||Aug 20, 1985||United Technologies Corporation||Boost feedforward pulse width modulation regulator|
|US4635178||Nov 4, 1983||Jan 6, 1987||Ceag Electric Corp.||Paralleled DC power supplies sharing loads equally|
|US4924170||Jan 3, 1989||May 8, 1990||Unisys Corporation||Current sharing modular power supply|
|US5192906||Mar 5, 1990||Mar 9, 1993||Ant Nachrichtentechnik Gmbh||Switching regulator with current limiting shutdown|
|US5200643||Feb 21, 1989||Apr 6, 1993||Westinghouse Electric Corp.||Parallel electric power supplies with current sharing and redundancy|
|US5477132||Jul 22, 1994||Dec 19, 1995||Space Systems/Loral, Inc.||Multi-sectioned power converter having current-sharing controller|
|US5513089||Jun 15, 1994||Apr 30, 1996||Hiyoshi Electric Works Co., Ltd.||Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses|
|US5514947||Jan 31, 1995||May 7, 1996||National Semiconductor Corporation||Phase lead compensation circuit for an integrated switching regulator|
|US5627460||Dec 28, 1994||May 6, 1997||Unitrode Corporation||DC/DC converter having a bootstrapped high side driver|
|US5734259||Sep 24, 1996||Mar 31, 1998||Cherry Semiconductor Corporation||Balanced delta current method for current control in a hysteretic power supply|
|US5770926 *||Dec 30, 1996||Jun 23, 1998||Samsung Electronics, Co., Ltd.||Feedback control system of an electronic ballast which detects arcing of a lamp|
|US5838147||May 13, 1997||Nov 17, 1998||Sharp Kabushiki Kaisha||IC wherein a chopper-type buck regulator PNP switch supplies base current to the load|
|US5877611||Oct 8, 1997||Mar 2, 1999||Lucent Technologies Inc.||Simple and efficient switching regulator for fast transient loads such as microprocessors|
|US5917312||Jun 16, 1998||Jun 29, 1999||Lucent Technologies Inc.||System and method for voltage positioning a regulator and regulator employing the same|
|US5949229||Aug 28, 1997||Sep 7, 1999||Samsung Electronics, Co., Ltd.||Power factor correction circuit having an error signal multiplied by a current signal|
|US6058030||Nov 20, 1997||May 2, 2000||Intersil Corporation||Multiple output DC-to-DC converter having enhanced noise margin and related methods|
|US6064187||Feb 12, 1999||May 16, 2000||Analog Devices, Inc.||Voltage regulator compensation circuit and method|
|US6181120 *||Jun 9, 2000||Jan 30, 2001||Intersil Corporation||Current mode dc/dc converter with controlled output impedance|
|1||"A Pentium Pro Voltage Regulator Module (VRM) Using the HIP6003 PWM Controller", Intersil Corporation AN9664, pp. 1-7, Dec. 1996.|
|2||"An Embedded Pentium Pro Power Supply Using the HIP6002 (HIP6002EVAL1)", Intersil Corporation AN9668, pp. 5-11, Dec. 1996.|
|3||"HIP6002 Buck and Synchronous-Rectifier PWM Controller and Output Voltage Monitor", "Harris Semiconductor", Dec. 1996, Publisher: Harris Corporation.|
|4||"HIP6003 Buck Pulse-Width Modulator (PWM) Controller and Output Voltage Monitor", "Harris Semiconductor", Dec. 1996, Publisher: Harris Corporation.|
|5||"Linear Integrated Circuits Data and Applications Handbook: Regulating Pulse Width Modulators", "Unitrode IC Data Handbook", 1990, pp. 4-79 thru 4-86, Publisher: Unitrode Integrated Circuits Corporation.|
|6||"Pulse-Width-Modulation Control Circuits", "Data Sheets", Jan. 1983, pp. 2-123 thru 2-130, Publisher: Texas Instruments.|
|7||"RC5052 High Performance Programmable Synchronous DC-DC Controller for Low Voltage Microprocessors", 1998, Publisher: Fairchild Semiconductor Corporation.|
|8||"Regulating Pulse Width Modulator", "Silicon General Product Catalog", Jan. 1989, pp. 4-89 thru 4-92, Publisher: Silicon General, Inc., Published in: Garden Grove, CA.|
|9||"UC1875/6/7/8, UC2875/6/7/8 UC3875/6/7/8 Phase Shift Resonant Controller", "Unitrode Products from Texas Instruments", Jul. 1999, Publisher: Texas Instruments Inc.|
|10||Decker, D.K. and L.Y. Inouye, "Operation of High Power Converters in Parallel", "NASA Contractor Report", Mar. 1993, No. 191095, Publisher: NASA.|
|11||Dixon, "Average Current Mode Control of Switching Power Supplies", "Texas Instruments Incorporated", 2001, pp. 5-1 thru 5-14.|
|12||Jamerson, Cliff and Chuck Mullett, "Paralleling Supplies via Various Droop Methods", "Technical Papers of the Ninth International High Frequency Power Conversion 1994 Conference", Apr. 17-21, 1994, Publisher: Intertec International Inc., Published in: San Jose, California.|
|13||Lin, Chang-Shiarn and Chern-Lin Chen, "Single-Wire Current-Share Paralleling of Current-Mode Controlled DC Power Supplies", "29th Annual IEEE Power Electronics Specialists Conference", 1998, pp. 52-58, vol. 1, Publisher: IEEE.|
|14||Meador et al., "Pass Transistor Option for Voltage Error Amplifiers", "Technical Developments", Aug. 1, 1989, vol. 9, Publisher: Motorola, Inc.|
|15||Miller, Greg , "A Voltage Regulator Module (VRM) Using the HIP6004 PWM Controller (HIP6004EVAL1)", "Application Notes AN9672", Jan. 1997, Publisher: Intersil Americas.|
|16||Miller, Greg, "Embedded DC-DC Converters Using the HIP6004 and HIP6005 (HIP6004EVAL3, HIP6005EVAL3)", "Application Note AN9706", Feb. 1997, Publisher: Intersil.|
|17||Moussaoui et al., "An Overview of the Control Scheme for Distributed Power Systems", "SOUTHCON Conference Record", Jun. 25-27, 1996, pp. 584-591, Publisher: IEEE, Published in: Orlando, FL.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8531167 *||Jan 5, 2012||Sep 10, 2013||Kabushiki Kaisha Toshiba||Circuit|
|US20120098515 *||Jan 5, 2012||Apr 26, 2012||Kabushiki Kaisha Toshiba||Dc-dc converter|
|USRE44910||Sep 30, 2011||May 27, 2014||Intersil Americas Inc.||Current mode DC/DC converter with controlled output impedance|
|U.S. Classification||323/282, 323/285|
|International Classification||G05F1/56, H02M3/156, G05F1/00, G05F1/565, G06F1/26, H02M3/00|
|Cooperative Classification||H02M2001/0019, H02M3/156|
|Nov 16, 2009||AS||Assignment|
Owner name: INTERSIL CORPORATION, FLORIDA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAWKES, CHARLES E.;WALTERS, MICHAEL M.;ISHAM, ROBERT H.;SIGNING DATES FROM 20000526 TO 20000606;REEL/FRAME:023522/0313
|May 5, 2010||AS||Assignment|
Effective date: 20100427
Owner name: MORGAN STANLEY & CO. INCORPORATED, NEW YORK
Free format text: SECURITY AGREEMENT;ASSIGNORS:INTERSIL CORPORATION;TECHWELL, INC.;INTERSIL COMMUNICATIONS, INC.;AND OTHERS;REEL/FRAME:024335/0465
|Mar 1, 2012||AS||Assignment|
Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL CORPORATION;REEL/FRAME:027793/0280
Owner name: INTERSIL COMMUNICATIONS, INC., CALIFORNIA
Effective date: 20010523
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERSIL COMMUNICATIONS, INC.;REEL/FRAME:027788/0560
Owner name: INTERSIL AMERICAS INC., CALIFORNIA
Effective date: 20060801
|Jul 30, 2012||FPAY||Fee payment|
Year of fee payment: 12
|Jun 10, 2014||AS||Assignment|
Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL AMERICAS INC.;REEL/FRAME:033119/0484
Owner name: INTERSIL AMERICAS LLC, CALIFORNIA
Effective date: 20111223