Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE42984 E1
Publication typeGrant
Application numberUS 12/561,138
Publication dateNov 29, 2011
Filing dateSep 16, 2009
Priority dateMay 14, 1999
Also published asUS6643777, USRE41092, USRE43171, USRE43602, USRE44468, USRE44654, USRE44739, USRE45140
Publication number12561138, 561138, US RE42984 E1, US RE42984E1, US-E1-RE42984, USRE42984 E1, USRE42984E1
InventorsWilliam W. Y. Chu
Original AssigneeAcqis Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Data security method and device for computer modules
US RE42984 E1
Abstract
A security method for an attached computer module in a computer system. The security method reads a security identification number in an attached computer module and compares it to a security identification number in a console, which houses the attached computer module. Based upon a relationship between these numbers, a security status is selected. The security status determines the security level of operating the computer system.
Images(21)
Previous page
Next page
Claims(95)
1. A security protection method for a computer module, said method comprising:
inserting the computer module into a console;
initiating a security program in said module to read a security identification of said console and to read a security identification of said computer module;
determining of a predetermined security status based upon a relationship of said console identification and said computer module identification;
selecting said predetermined security status; and
operating said computer module based upon said security status.
2. The method of claim 1 wherein said predetermined security status disables a network access to the computer module.
3. The method of claim 1 wherein said predetermined security status disables a secondary storage of information from said computer module to substantially prevent information to be transferred from a memory of the computer module to said secondary storage.
4. The method of claim 1 wherein said security program is provided in a system BIOS.
5. The method of claim 1 wherein said step of initiating reads said security identification of said computer module from a flash memory device.
6. The method of claim 1 wherein said step of initiating reads said security identification of said console from a flash memory device.
7. The method of claim 1 wherein said console is selected from a desktop home computing device, an office desktop computing device, a mobile computing device, a television sot-top computing device, and a co-worker's computing device.
8. A system for secured information transactions, the system comprising:
a console comprising a peripheral controller housed in the console;
a user identification input device coupled to the peripheral controller, the user identification input device being provided for user identification data; and
an attached computer module coupled to the console, the attached computer module comprising a security memory device stored with the user identification data.
9. The system of claim 8 wherein the user identification input device is a finger print reader.
10. The system of claim 8 wherein the user identification input device is a voice processing device.
11. A method for operating a module computer into one of a plurality of network systems, the method comprising:
providing a computer module, the module comprising a connection program;
inserting the computer module into a computer console, the computer console having access to a network;
receiving connection information from the computer console;
configuring the connection program to adapt to the connection information; and
establish a connection between the computer module and a server coupled to the network.
12. The method of claim 11 wherein the connection information comprises a connection protocol for providing the connection.
13. The method of claim 12 wherein the connection protocol is selected from TCP/IP, or mobile IP.
14. A system for information transaction, the system comprising:
a console comprising
a first low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions,
a first interface controller coupled to the first low voltage differential signal channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction,
a power supply, and
a hard disk drive housed in the console; and
a computer module coupled to the console, the computer module comprising
a central processing unit,
a peripheral bridge directly coupled to the central processing unit without any intervening PCI bus, the peripheral bridge comprising a second interface controller,
a second differential signal channel extending directly from the second interface controller, the second differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions,
a mass storage device coupled to the central processing unit through the peripheral bridge, and
a security mechanism to provide access protection for the computer module,
wherein the computer module is configured to receive power from the power supply.
15. The system of claim 14, wherein the computer module further comprises a computing environment for a user.
16. The system of claim 14, wherein the computer module is coupled to the console through serial bit stream data paths employing low voltage differential signaling.
17. A system for information transaction, the system comprising:
a console comprising
an integrated Liquid Crystal Display and
a first low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction in opposite directions; and
a computer module coupled to the console in a “plug and play” operation, the computer module comprising
a central processing unit,
a peripheral bridge directly coupled to the central processing unit without any intervening PCI bus, the peripheral bridge comprising an interface controller that is integrated with the peripheral bridge,
a second differential signal channel extending directly from the interface controller, the second differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions,
a mass storage device coupled to the central processing unit, and
wherein the interface controller is configured to communicate a differential signaling serial bit stream with the console through the second differential signal channel.
18. The system of claim 17, wherein the computer module further comprises a computing environment for a user.
19. The system of claim 17, wherein the computer module further comprises a hardware dependent security code to perform security identification matching.
20. A system for information transaction, the system comprising:
a console comprising
a power supply,
a first low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions, and
a removable media drive housed in the console; and
a computer module coupled to the console, the computer module comprising
a central processing unit comprising an interface controller,
a mass storage device coupled to the central processing unit, and
a second low voltage differential signal channel extending directly from the interface controller, the second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions, and
wherein the interface controller is coupled to the console through the second low voltage differential signal channel,
wherein the computer module is configured to receive power from the power supply.
21. The system of claim 20, wherein the first low voltage differential signal channel and the second low voltage differential signal channel are configured to transmit data in 10-bit packets.
22. The system of claim 20, wherein the computer module further comprises a computing environment for a user.
23. The system of claim 20, wherein the first low voltage differential signal channel is coupled to the second low voltage differential signal channel upon coupling of the computer module to the console.
24. A system to connect a computer module to a network, the system comprising:
a console comprising
a power supply,
a first low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction in opposite directions, and
an Ethernet controller to provide access to a network; and
a computer module coupled to the console and powered by the power supply, the computer module comprising
a central processing unit comprising an integrated interface controller,
a second low voltage differential signal channel directly coupled to the integrated interface controller, the second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions,
a mass storage device coupled to the central processing unit, and
a connection software code,
wherein, upon coupling to the console, the computer module is configured to establish a connection to the network using the connection software code.
25. The system of claim 24, wherein the computer module is coupled to the console in a “plug and play” operation.
26. The system of claim 24, wherein the computer module further comprises a computing environment for a user.
27. An information transaction system comprising:
a console comprising
an integrated keyboard,
an integrated Liquid Crystal Display,
a first low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions, and
an interface controller coupled to the first low voltage differential signal channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction; and
a computer module coupled to the console in a “plug and play” operation, the computer module comprising
a central processing unit,
a peripheral bridge coupled to the central processing unit without any intervening PCI bus,
a second low voltage differential signal channel coupled to the peripheral bridge, the second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions, and
a mass storage device comprising a flash memory.
28. The system of claim 27, wherein the central processing unit comprises an integrated circuit chip to operate on a varying clock frequency to vary a power consumption of the integrated circuit chip while in operation.
29. The system of claim 27, wherein the computer module further comprises a computing environment for a user.
30. The system of claim 27, wherein the peripheral bridge is directly coupled to the second low voltage differential signal channel to communicate a serial bit stream to the console.
31. A system for information transaction, the system comprising:
a console comprising
an integrated keyboard,
an integrated Liquid Crystal Display, and
a first low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions; and
a computer module coupled to the console, the computer module comprising
a central processing unit,
a peripheral bridge directly coupled to the central processing unit without any intervening Peripheral Component Interconnect bus, the peripheral bridge comprising an interface controller,
a mass storage device comprising a flash memory, and
a second low voltage differential signal channel extending directly from the interface controller, the second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions,
wherein the interface controller is coupled to the console through the second low voltage differential signal channel,
wherein the first low voltage differential signal channel is coupled to the second low voltage differential signal channel upon coupling of the computer module to the console.
32. The system of claim 31, wherein the computer module further comprises a security program to specify a security identification.
33. The system of claim 31, wherein the computer module further comprises a computing environment for a user.
34. An information transaction system comprising:
a console comprising
a power supply,
a first low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions, and
a removable media drive housed in the console; and
a computer module coupled to the console, the computer module comprising
an integrated interface controller and central processing unit configured as a single chip,
a flash memory comprising a security identification to provide access protection for the computer module, and
a second low voltage differential signal channel extending directly from the integrated interface controller and central processing unit, the second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions,
wherein the integrated interface controller and central processing unit is coupled to the console through the second low voltage differential signal channel,
wherein the computer module is configured to receive power from the power supply.
35. The system of claim 34, wherein the computer module further comprises a computing environment for a user.
36. The system of claim 34, wherein the first low voltage differential signal channel is coupled to the second low voltage differential signal channel upon coupling of the computer module to the console.
37. (Twice Amended) A method to connect a computer module to a network, the method comprising:
providing a computer module, the computer module comprising (a) a central processing unit and (b) a storage device comprising a connection program;
inserting the computer module into a computer console in a “plug and play” operation, the computer console comprising (a) a low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction in opposite directions and (b) a networking device to provide access to an external network;
receiving connection information from the computer console to the computer module; and
using the connection program, establishing a connection between the computer module and the external network.
38. The method of claim 37, further comprising coupling the computer module to the low voltage differential signal channel.
39. The method of claim 37, wherein establishing the connection between the computer module and the external network comprises communicating with the external network through Ethernet.
40. A computer system comprising:
a console comprising
a power supply and
a first low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions; and
a computer module coupled to the console, the computer module comprising
a central processing unit to operate on a varying clock frequency to vary a power consumption of the central processing unit while in operation,
a mass storage unit coupled to the central processing unit,
a second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions, and
a peripheral bridge directly coupled to the central processing unit without any intervening Peripheral Component Interconnect bus, the peripheral bridge comprising an interface controller to output a serial bit stream that is conveyed over the second low voltage differential signal channel,
wherein the interface controller is coupled to the console through the second low voltage differential signal channel,
wherein the computer module is configured to receive power from the power supply.
41. The computer system of claim 40, wherein the computer module further comprises a computing environment for a user.
42. The computer system of claim 40, wherein the first low voltage differential signal channel is coupled to the second low voltage differential signal channel upon coupling of the computer module to the console for data communication.
43. The computer system of claim 40, wherein the computer module is configured for insertion into the console as a “plug and play” operation.
44. A system to connect a computer module to a network, the system comprising:
a console comprising
a power supply and
a connection to a network; and
a computer module coupled to the console in a “plug and play” operation, the computer module comprising
a processing unit,
a low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions,
a peripheral bridge comprising an interface controller coupled to the low voltage differential signal channel to communicate an encoded serial bit stream of address and data of Peripheral Component Interconnect (“PCI”) bus transaction, the peripheral bridge coupled to the processing unit without any intervening PCI bus, and
a mass storage device comprising a connection program,
wherein the computer module is configured to receive power from the power supply, and the connection program is configured to establish communication with the network through the console.
45. The system of claim 44, wherein the processing unit comprises an integrated circuit chip to operate on a varying clock frequency to vary a power consumption of the integrated circuit chip while in operation.
46. The system of claim 44, wherein the connection to the network comprises an Ethernet connection.
47. The system of claim 44, wherein the computer module further comprises a computing environment for a user.
48. A computer system comprising:
a console comprising a power supply; and
a computer module coupled to the console, the computer module comprising
a central processing unit,
a low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions,
an integrated interface controller and bridge unit coupled to the low voltage differential signal channel to communicate an encoded serial bit stream of address and data of Peripheral Component Interconnect (“PCI”) bus transaction, the integrated interface controller and bridge unit directly coupled to the central processing unit without any intervening PCI bus, and
a mass storage device coupled to the central processing unit,
wherein the computer module is configured to receive power from the power supply, and the computer module is configured to communicate, through Ethernet, to a local area network upon coupling of the computer module to the console.
49. The computer system of claim 48, wherein the computer module is configured for insertion into the console as a “plug and play” operation.
50. The computer system of claim 48, wherein the mass storage device is a first mass storage device, and the console further comprises a second mass storage device coupled to the computer module and configured to receive power from the power supply.
51. The computer system of claim 48, wherein the central processing unit is configured to operate on a varying clock frequency to vary a power consumption of the central processing unit while in operation.
52. A computer system comprising:
a console comprising a power supply; and
a computer module coupled to the console, the computer module comprising
a central processing unit to operate on a varying clock frequency to vary a power consumption of the central processing unit while in operation,
a low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions,
a peripheral bridge comprising an interface controller coupled to the low voltage differential signal channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction, the interface controller coupled to the central processing unit without any intervening PCI bus, and
a graphics controller coupled to the central processing unit,
wherein the computer module is configured to receive power from the power supply.
53. The computer system of claim 52, wherein the computer module further comprises a core computing environment for a user.
54. The computer system of claim 52, wherein the computer module is configured for insertion into the console as a “plug and play” operation.
55. A computer system for secured information transaction, the computer system comprising:
a console to connect to a network;
a keyboard coupled to the console; and
a computer module coupled to the console, the computer module comprising
a central processing unit,
a low voltage differential signal channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions,
a peripheral bridge comprising an interface controller coupled to the low voltage differential signal channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (“PCI”) bus transaction, the interface controller coupled to the central processing unit without any intervening PCI bus, and
a mass storage unit storing a security program and a first user identification data,
wherein the security program is configured to receive a second user identification data via the keyboard, perform a comparison of the first user identification data and the second user identification data, and permit access to the computer module based on the comparison.
56. The computer system of claim 55, wherein the security program is further configured to identify a predetermined security status and control a level of access privilege to the computer module.
57. The computer system of claim 55, wherein the central processing unit is configured to operate on a varying clock frequency to vary a power consumption of the central processing unit while in operation.
58. An information system comprising:
a console comprising
a power supply and
a first low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions; and
a computer module coupled to the console, the computer module comprising
a central processing unit comprising an integrated interface controller,
a mass storage device coupled to the central processing unit,
a graphics controller coupled to the central processing unit, and
a second low voltage differential signal channel extending directly from the central processing unit, the second low voltage differential signal channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions,
wherein the interface controller is coupled to the console through the second low voltage differential signal channel,
wherein the computer module is configured to receive power from the power supply.
59. The information system of claim 58, wherein the first low voltage differential signal channel is coupled to the second low voltage differential signal channel for data communication upon coupling of the computer module to the console.
60. The information system of claim 58, wherein the computer module is configured for insertion into the console as a “plug and play” operation.
61. The system of claim 14, wherein the encoded serial bit stream comprises 10 bit packets.
62. The system of claim 61, wherein the first interface controller is configured to output encoded PCI address and data bits in serial form that are conveyed over the first low voltage differential signal channel.
63. The system of claim 14, wherein the second interface controller is integrated with the peripheral bridge as a single integrated unit.
64. The system of claim 17, wherein the encoded serial bit stream of PCI bus transaction comprises information to permit decoding to create a PCI bus transaction across the first low voltage differential signal channel.
65. The system of claim 17, wherein the mass storage device is coupled to the central processing unit through the peripheral bridge.
66. The system of claim 20, wherein the central processing unit and the interface controller are integrated in a single chip.
67. The system of claim 66, wherein the central processing unit comprises a graphics subsystem integrated in the single chip.
68. The system of claim 24, wherein the encoded serial bit stream comprises encoded PCI address and data bits in serial form that are conveyed over the first low voltage differential signal channel as 10 bit packets.
69. The system of claim 24, wherein the integrated interface controller is configured to output a serial bit stream that is conveyed over the second low voltage differential signal channel as data packets.
70. The system of claim 69, wherein the serial bit stream comprises information of Universal Serial Bus protocol.
71. The system of claim 30, wherein the peripheral bridge is configured to output the serial bit stream that is conveyed over the second low voltage differential signal channel as data packets.
72. The system of claim 71, wherein the serial bit stream comprises information of Universal Serial Bus protocol.
73. The system of claim 31, wherein the interface controller is integrated with the peripheral bridge as a single integrated unit.
74. The system of claim 73, wherein the interface controller is configured to output a serial bit stream that is conveyed over the second low voltage differential signal channel as 10 bit packets.
75. The system of claim 34, wherein the integrated interface controller and central processing unit comprises a graphics subsystem integrated in the single chip.
76. The system of claim 34, wherein the integrated interface controller and central processing unit is configured to output a serial bit stream that is conveyed over the second low voltage differential signal channel as data packets.
77. The system of claim 76, wherein the serial bit stream comprises information of Universal Serial Bus protocol.
78. The method of claim 37, further comprising conveying, over the low voltage differential signal channel, the encoded serial bit stream as 10 bit packets.
79. The method of claim 78, wherein conveying the encoded serial bit stream comprises conveying information to permit decoding to create a PCI bus transaction across the low voltage differential signal channel.
80. The computer system of claim 40, wherein the interface controller is integrated with the peripheral bridge as a single integrated unit.
81. The computer system of claim 80, wherein the serial bit stream is conveyed over the second low voltage differential signal channel as 10 bit packets.
82. The computer system of claim 80, wherein the serial bit stream comprises information of Universal Serial Bus protocol.
83. The system of claim 44, wherein the encoded serial bit stream comprises 10 bit packets.
84. The system of claim 83, wherein the interface controller is configured to output the encoded serial bit stream that is conveyed over the low voltage differential signal channel.
85. The computer system of claim 48, wherein the integrated interface controller and bridge unit is configured as a single integrated unit.
86. The computer system of claim 85, wherein the integrated interface controller and bridge unit is configured to output the encoded serial bit stream as 10 bit packets that are conveyed over the low voltage differential signal channel.
87. The computer system of claim 52, wherein the peripheral bridge is directly coupled to the central processing unit without any intervening PCI bus.
88. The computer system of claim 87, wherein the interface controller is configured to output the encoded serial bit stream as 10 bit packets that are conveyed over the low voltage differential signal channel.
89. The computer system of claim 88, wherein the encoded serial bit stream comprises information to permit decoding to create a PCI bus transaction across the low voltage differential signal channel.
90. The computer system of claim 55, wherein the peripheral bridge is directly coupled to the central processing unit without any intervening PCI bus.
91. The computer system of claim 90, wherein the interface controller is integrated with the peripheral bridge as a single integrated unit.
92. The computer system of claim 91, wherein the encoded serial bit stream comprises encoded PCI address and data bits in serial form.
93. The information system of claim 58, wherein the integrated interface controller is configured to output a serial bit stream that is conveyed over the second low voltage differential signal channel.
94. The information system of claim 93, wherein the serial bit stream is conveyed over the second low voltage differential signal channel as 10 bit packets.
95. The information system of claim 93, wherein the serial bit stream comprises information of Universal Serial Bus protocol.
Description

Notice: More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,643,777. The reissue applications are U.S. application Ser. Nos. 11/056,604 (a parent reissue application), Ser. No. 11/545,056 (which is a continuation reissue of the parent reissue application), and Ser. No. 12/561,138 (the present application, which is a continuation reissue of the parent reissue application).

This application is a continuation reissue of U.S. application Ser. No. 11/056,604 filed Feb. 10, 2005 now U.S. Pat. No. RE41,092, which is a reissue of U.S. Pat. No. 6,643,777, which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

The present invention relates to computing devices. More particularly, the present invention provides a method and device for securing a personal computer or set-top box. Merely by way of example, the present invention is applied to a modular computing environment for desk top computers, but it will be recognized that the invention has a much wider range of applicability. It can be applied to other portable or modular computing applications.

Many desktop or personal computers, which are commonly termed PCs, have been around and used for over ten years. The PCs often come with state-of-art microprocessors such as the Intel Pentium™ microprocessor chips. They also include a hard or fixed disk drive including memory in the giga-byte range. Additionally, the PCs often include a random access memory integrated circuit device such as a dynamic random access memory device, which is commonly termed DRAM. The DRAM devices now provide up to millions of memory cells (i.e., mega-bit) on a single slice of silicon. PCs also include a high resolution display such as cathode ray tubes or CRTs. In most cases, the CRTs are at least 15 inches or 17 inches or 19 inches in diameter. High resolution flat panel displays are also used with PCs.

Many external or peripheral devices can be used with the PCs. Among others, these peripheral devices include mass storage devices such as a Zip™ Drive product sold by Iomega Corporation of Utah. Other storage devices include external hard drives, tape drives, and others. Additional devices include communication devices such as a modem, which can be used to link the PC to a wide area network of computers such as the Internet. Furthermore, the PC can include output devices such as a printer and other output means. Moreover, the PC can include special audio output devices such as speakers the like.

PCs also have easy to use keyboards, mouse input devices, and the like. The keyboard is generally configured similar to a typewriter format. The keyboard also has the length and width for easily inputting information by way of keys to the computer. The mouse also has a sufficient size and shape to easily move a cursor on the display from one location to another location.

Other types of computing devices include portable computing devices such as “laptop” computers and the like. Although somewhat successful, laptop computers have many limitations. These computing devices have expensive display technology. In fact, these devices often have a smaller flat panel display that has poor viewing characteristics. Additionally, these devices also have poor input devices such as smaller keyboards and the like. Furthermore, these devices have limited common platforms to transfer information to and from these devices and other devices such as PCs.

Up to now, there has been little common ground between these platforms including the PCs and laptops in terms of upgrading, ease-of-use, cost, performance, and the like. Many differences between these platforms, probably somewhat intentional, has benefited computer manufacturers at the cost of consumers. A drawback to having two separate computers is that the user must often purchase both the desktop and laptop to have “total” computing power, where the desktop serves as a “regular” computer and the laptop serves as a “portable” computer. Purchasing both computers is often costly and runs “thousands” of dollars. The user also wastes a significant amount of time transferring software and data between the two types of computers. For example, the user must often couple the portable computer to a local area network (i.e., LAN), to a serial port with a modem and then manually transfer over files and data between the desktop and the portable computer. Alternatively, the user often must use floppy disks to “zip” up files and programs that exceed the storage capacity of conventional floppy disks, and transfer the floppy disk data manually.

Another drawback with the current model of separate portable and desktop computer is that the user has to spend money to buy components and peripherals the are duplicated in at least one of these computers. For example, both the desktop and portable computers typically include hard disk drives, floppy drives, CD-ROMs, computer memory, host processors, graphics accelerators, and the like. Because program software and supporting programs generally must be installed upon both hard drives in order for the user to operate programs on the road and in the office, hard disk space is often wasted.

One approach to reduce some of these drawbacks has been the use of a docking station with a portable computer. Here, the user has the portable computer for “on the road” use and a docking station that houses the portable computer for office use. The docking station typically includes a separate monitor, keyboard, mouse, and the like and is generally incompatible with other desktop PCs. The docking station is also generally not compatible with portable computers of other vendors. Another drawback to this approach is that the portable computer typically has lower performance and functionality than a conventional desktop PC. For example, the processor of the portable is typically much slower than processors in dedicated desktop computers, because of power consumption and heat dissipation concerns. As an example, it is noted that at the time of drafting of the present application, some top-of-the-line desktops include 400 MHz processors, whereas top-of-the-line notebook computers include 266 MHz processors.

Another drawback to the docking station approach is that the typical cost of portable computers with docking stations can approach the cost of having a separate portable computer and a separate desktop computer. Further, as noted above, because different vendors of portable computers have proprietary docking stations, computer users are held captive by their investments and must rely upon the particular computer vendor for future upgrades, support, and the like.

To date, most personal computers provide data file security through software only. A wide variety of removable storage media are available for a personal computer. These removable media do not provide any access security protection in hardware. Data encryption program often must be used for protection. Such program is cumbersome to handle for the user requiring extra cost and time. Data encryption is more commonly used for communication over an unprotected network or the Internet. Having a large number of frequently used files managed by encryption software is not practical. Without software security program, any file can be read and copied illegally from a hard disk drive on a PC or any removable media.

PC architecture generally allows freedom of data flow between memory and peripheral devices within the allowed memory and I/O address spaces. In conventional PC architecture, a peripheral bus, i.e. PCI bus, is used to control all data transactions among peripheral devices. PCI bus allows any device to be a bus master and perform data transaction with another device. Also when a software program is in control, it can move data between any two devices. There is no hardware or protocol security mechanism on a standard peripheral bus such as PCI Bus to detect or block data transactions. Operating system may have individual files read or write protected. These types of special security feature require significant additional user interaction to control. This is too cumbersome for a typical user to manage. There is no mechanism in current PCs to allow access to the primary hard disk drive and yet prevent copying of its content. The conventional PC is a single machine that does not have a mechanism to perform security ID matching in hardware.

Thus, what is needed are computer systems that provide improved security features to prevent illegal or unauthorized access to information.

SUMMARY OF THE INVENTION

According to the present invention, a technique including a method and device for securing a computer module in a computer system is provided. In an exemplary embodiment, the present invention provides a security system for an attached computer module (“ACM”). In an embodiment, the ACM inserts into a computer module bay (CMB) within a peripheral console to form a functional computer. A security program reads an identification number in a security memory device to determine a security level of the ACM according to one embodiment.

In a specific embodiment, the present invention provides a system for secured information transactions. The system has a console (e.g., computer housing) comprising a peripheral controller housed in the console; and a security memory device (e.g., flash memory device) coupled to the peripheral controller. The system also has an attached computer module (i.e., a removable module with memory and microprocessor) coupled to the console. The attached computer module has a host interface controller housed within the attached computer module to interface to the security memory device through the peripheral controller.

In an alternative embodiment, the present invention provides a security protection method for a computer module. The method includes steps or acts of inserting the computer module into a console. Once the module has been inserted, the method initiates a security program in the module to read a security identification of the console and to read a security identification of the computer module. Based upon a relationship of the console identification and the computer module identification, a predetermined security status is determined from, for example, a look up table or the like. The method then selects the predetermined security status, which can be one of many. The method then operates the computer module based upon the security status.

In a further alternative embodiment, the present invention provides a method for identifying a user for a computer module. The method includes inserting a computer module into a console; and initiating a security program in memory of the computer module. The method prompts a plurality of input fields corresponding to respective input information on a user interface to be provided by a user of the computer module. Next, the method inputs the input information into the user interface of the computer module. The input information includes a user (e.g., owner) name, a user (e.g., owner) password, a business name, a business password, and a location.

Still further, the present invention provides a system for secured information transactions, e.g., data security, electronic commerce, private communications. The system includes a console comprising a peripheral controller housed in the console. A user identification input device (e.g., keyboard, retinal reader, finger print reader, voice recognition unit) is coupled to the peripheral controller. The user identification input device is provided for user identification data of the user. The system has an attached computer module coupled to the console. The attached computer module has a security memory device (e.g., flash memory device) stored with the user identification data.

Numerous benefits are achieved using the present invention over previously existing techniques. The present invention provides mechanical and electrical security systems to prevent theft or unauthorized use of the computer system in a specific embodiment. Additionally, the present invention substantially prevents accidental removal of the ACM from the console. In some embodiments, the present invention prevents illegal or unauthorized use during transit. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.

These and other embodiments of the present invention, as well as its advantages and features, are described in more detail in conjunction with the text below and attached FIGS.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified diagram of a computer system according to an embodiment of the present invention;

FIG. 2 is a simplified diagram of a computer module according to an embodiment of the present invention;

FIG. 3 is a simplified top-view diagram of a computer module according to an embodiment of the present invention;

FIG. 4 is a simplified illustration of security systems according to embodiments of the present invention;

FIG. 5 is a simplified diagram of a computer module in a console according to an embodiment of the present invention;

FIG. 6 is a simplified diagram of a security method for a module according to an embodiment of the present invention; and

FIG. 7 is a simplified diagram of a method according to an embodiment of the present invention.

FIG. 8 is a simplified diagram of a system 800 according to an alternative embodiment of the present application.

FIG. 9 depicts a peripheral console configuration.

FIG. 10 is a block diagram of one embodiment of a computer system employing the present invention.

FIG. 11 is a block diagram of an attached computing module (ACM).

FIG. 12 is a block diagram of a peripheral console (PCON).

FIG. 13 is a block diagram of one embodiment of a computer system using the interface of the present invention.

FIG. 14 is a detailed block diagram of one embodiment of the host interface controller of the present invention.

FIG. 15 is a detailed block diagram of one embodiment of the PIC of the present invention.

FIG. 16 is a schematic diagram of the signal lines PCK, PD0 to PD3, and PCN.

FIG. 17 is a partial block diagram of a computer system using the interface of the present invention as a bridge between the north and south bridges of the computer system.

FIG. 18 is a partial block diagram of a computer system in which the north and south bridges are integrated with the host and peripheral interface controllers, respectively.

FIG. 19 shows an attached computer module with Integrated CPU/NB/Graphics and Integrated HIC/SB.

FIG. 20 shows an attached computer module with single chip fully integrated: CPU, Cache, Core Logic, Graphics controller and Interface controller.

DESCRIPTION OF THE SPECIFIC EMBODIMENTS

FIG. 1 is a simplified diagram of a computer system 1 according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The computer system 1 includes an attached computer module (i.e., ACM) 10, a desktop console 20, among other elements. The computer system is modular and has a variety of components that are removable. Some of these components (or modules) can be used in different computers, workstations, computerized television sets, and portable or laptop units.

In the present embodiment, ACM 10 includes computer components, as will be described below, including a central processing unit (“CPU”), IDE controller, hard disk drive, computer memory, and the like. The computer module bay (i.e., CMB) 40 is an opening or slot in the desktop console. The CMB houses the ACM and provides communication to and from the ACM. The CMB also provides mechanical protection and support to ACM 10. The CMB has a mechanical alignment mechanism for mating a portion of the ACM to the console. The CMB further has thermal heat dissipation sinks, electrical connection mechanisms, and the like. Some details of the ACM can be found in co-pending U.S. patent application Ser. Nos. 09/149,882 and 09/149,548 filed Sep. 8, 1998 commonly assigned, and hereby incorporated by reference for all purposes.

In a preferred embodiment, the present system has a security system, which includes a mechanical locking system, an electrical locking system, and others. The mechanical locking system includes at least a key 11. The key 11 mates with key hole 13 in a lock, which provides a mechanical latch 15 in a closed position. The mechanical latch, in the closed position, mates and interlocks the ACM to the computer module bay. The mechanical latch, which also has an open position, allows the ACM to be removed from the computer module bay. Further details of the mechanical locking system are shown in the FIG. below.

FIG. 2 is a simplified diagram of a computer module 10 according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. Some of the reference numerals are similar to the previous FIG. for easy reading. The computer module 10 includes key 11, which is insertable into keyhole 13 of the lock. The lock has at least two position, including a latched or closed position and an unlatched or open position. The latched position secures the ACM to the computer module bay. The unlatched or open position allows the ACM to be inserted into or removed from the computer bay module. As shown, the ACM also has a slot or opening 14, which allows the latch to move into and out of the ACM. The ACM also has openings 17 in the backside for an electrical and/or mechanical connection to the computer module bay, which is connected to the console.

FIG. 3 is a simplified top-view diagram 10 of a computer module for computer system according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The layout diagram illustrates the top-view of the module 10, where the backside components (e.g., Host Interface Controller) are depicted in dashed lines. The layout diagram has a first portion, which includes a central processing unit (“CPU”) module 400, and a second portion, which includes a hard drive module 420. A common printed circuit board 437 houses these modules and the like. Among other features, the ACM includes the central processing unit module 400 with a cache memory 405, which is coupled to a north bridge unit 421, and a host interface controller 401. The host interface controller includes a lock control 403. As shown, the CPU module is disposed on a first portion of the attached computer module, and couples to connectors 17. Here, the CPU module is spatially located near connector 17.

The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.

In the CPU module, host interface controller 401 is coupled to BIOS/flash memory 405. Additionally, the host interface controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The present invention has a host interface controller that has lock control 403 to provide security features to the present ACM. Furthermore, the present invention uses a flash memory that includes codes to provide password protection or other electronic security methods.

The second portion of the attached computer module has the hard drive module 420. Among other elements, the hard drive module includes north bridge 421, graphics accelerator 423, graphics memory 425, a power controller 427, an IDE controller 429, and other components. Adjacent to and in parallel alignment with the hard drive module is a personal computer interface (“PCI”) bus 431, 432. A power regulator 435 is disposed near the PCI bus.

In a specific embodiment, north bridge unit 421 often couples to a computer memory, to the graphics accelerator 423, to the IDE controller, and to the host interface controller via the PCI bus. Graphics accelerator 423 typically couples to a graphics memory 423, and other elements. IDE controller 429 generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as a 643U2 PCI-to IDE chip from CMD Technology, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, USB, and the like in alternative embodiments of the present invention.

The hard drive module or mass storage unit 420 typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Washington. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module 420 includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5″, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit 240 may also support other interfaces than IDE.

In a specific embodiment, the present invention provides a file and data protection security system and method for a removable computer module or ACM. ACM contains the primary hard disk drive (HDD) where the operating system, application programs, and data files reside. The security system is used to prevent illegal access and copying of any file residing on the HDD inside ACM. An ACM is a self-contained computing device that can be armed with security software and hardware to protect its owner's private files and data. ACM docks with a computer bay in a wide variety of peripheral consoles. The combined ACM and peripheral console function as a personal computer. A computer module interface bus connects ACM and peripheral device. In some embodiments, all ACM data passes through computer module interface (CMI) bus to reach any device in the peripheral console, i.e. floppy drive, removable media, secondary hard disk drive, modem, and others. CMI bus data transfer is controlled by a pair of interface controllers on either side of the bus. This partitioning of a personal computer offer a way of protecting against illegal access of data residing within ACM by guarding data transaction through the computer module interface bus.

In a specific embodiment, a secured ACM has an enclosure that includes the following components:

    • 1) ACPU,
    • 2) Main memory,
    • 3) A primary Hard Disk Drive (HDD),
    • 4) Operating System, application software, data files on primary HDD,
    • 5) Interface circuitry and connectors to peripheral console,
    • 6) Flash memory used for storing security code and ID,
    • 7) Data detection and control circuitry to manage data flow to peripheral console,
    • 8) Circuit board connecting the above components, and others.

A peripheral console includes some of the following elements:

1) Input means, e.g. keyboard and mouse,

    • 2) Display means, e.g. CRT monitor, or integrated LCD display,
    • 3) Removable storage media subsystem, e.g. Floppy drive, CDROM drive,
    • 4) Communication device, e.g. LAN or modem,
    • 5) Computer Module Bay, interface device and connectors to ACM,
    • 6) Flash memory with security ID,
    • 7) Power supply or battery system, and other devices.

The Computer Module Bay (CMB) is an opening in a peripheral console that receives ACM. CMB provides mechanical protection and electrical connection to ACM. The Computer Module Interface bus is made up of 3 bus components: video bus, peripheral data bus, and power bus. Video Bus consists of video output of graphics devices, i.e. analog RGB and control signals for monitor, or digital video signals to drive flat panel displays. Power bus supplies the power for ACM. Peripheral data bus is a high speed, compressed, peripheral bridge bus managed by a Host Interface Controller in ACM and a peripheral Interface Controller in peripheral console. In some embodiments, all peripheral data transaction passes through the interface controllers.

The implementation of the secured ACM generally includes the following elements:

    • 1) A programmable Flash memory controlled by the Peripheral Interface Controller containing the security ID for the peripheral console,
    • 2) A programmable Flash memory controlled by the Host Interface Controller containing hardware specific security code and ID for the computer module,
    • 3) A data detection and control circuitry within Host Interface Controller to detect and manage data going out of ACM, and
    • 4) A low level hardware dependent security code to perform security ID matching, hardware programming to manage data flow,
    • 5) A high-level security program to manage user interface, program security ID, program security level, and other functions.

The hardware and software implementation allow more flexibility in the level of security protection offered to an ACM owner. Some examples of security levels are:

    • 1) No access—Security IDs do not match according to owner's requirement. The Host Interface Controller blocks all peripheral data traffic between ACM and peripheral console except for keyboard and mouse,
    • 2) Peripheral Read-only—No files can be written to any peripheral devices. All peripheral devices in peripheral console are managed as Read-only devices. The primary hard disk drive in ACM can be accessed freely,
    • 3) Limited access—Certain peripheral devices are allowed read/write access, i.e. modem, and other devices are Read-only, i.e. removable media devices,
    • 4) Full access—No restriction, and others.

Upon power up, the low level security code is executed to compare security ID between the respective flash memory between ACM and peripheral console. Typical security ID can include:

    • 1) User ID
    • 2) User password
    • 3) User Access privilege
    • 4) Business ID
    • 5) Business password
    • 6) Equipment ID
    • 7) Equipment access privilege, and any other security IDs.

The user through the security program can activate different levels of password protection, which can be stored in a look up table. The company through the security program can control different levels of access privilege of a user, a business group, or equipment. The security code then program the security level allowed by the access privilege determined by the security ID matching result. For example, if an unidentified peripheral console is detected upon power up by the low level security code, e.g. a home unit, the access privilege can set to Peripheral Read-only. With Read-only access privilege for all peripheral devices in peripheral console, the data detection and control circuitry is programmed to monitor all data traffic going to the peripheral console. Any memory block transfer to peripheral console will be detected and blocked. Under this mode, a user can use the computer with free access to the primary HDD in ACM. Any files can be read from other storage media in the peripheral console. But no files from the primary HDD can be copied to another media.

The data detection circuitry separately monitors peripheral bus operation type and memory address range being accessed. A specific address range for memory accesses and for I/O accesses can be programmed for the data detection circuitry to flag a match. A data blocking circuitry is triggered by the detection circuitry when a match occurs, and blank out the data that is being sent to the peripheral console. For the security system to be effective, a tempertamper resistant enclosure must be used to prevent removal of the hard disk drive and the flash memory inside ACM. Further details are shown throughout the present specification and more particularly below.

FIG. 4 is a simplified illustration of security systems 300 according to embodiments of the present invention. This illustration is merely an example, which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The systems show various examples of ways to implement the present invention. Here, a user relies upon certain consoles to access information. A company's shared portable console 325 can access general company information 303. Selected security identification information 315 is entered into the shared console to access the information via a network. The information generally includes owner, owner password, business, business password, console type, location, and access privilege information, which is displayed on a user display. The owner is generally the user name. Owner password is the user password. The business is the business unit name and business password is the business unit password. The console type can be portable for laptops, notebooks, and the like. Alternatively, the console type can be a desktop. The location generally specifies the desktop location or address for a networked system. Alternatively, the location can also be a home location. Access privilege can be categorized into many different levels. For example, the user can access general company information, but not information directed to other business units. The user can also be limited to access his/her private information, which is company related. Many other types of information can be restricted or accessed depending upon the embodiment.

Other types of access can be granted depending upon the consoles. For example, various consoles include, among others, a console at a user's home, e.g., “John Doe's,” a console in the user's office 329, a console in a co-worker's office 331, which the user can access. The access from John Doe's home console uses security identification 317 and provides restricted access 305. The user's use of the module 307 can be from a variety of consoles and is accessed using security identification 319. Here, access privilege is private, which allows the user to access private personal information or private company information that the user has created. The user's access from his office relies upon security identification 321, which grants access to private information and general company information. The co-worker's console can also be used with security identification 323, which allows the user to access general company information but not private information of John Doe, for example. Depending upon the console used by the user, the security system can provide partial or full access to information on servers via network as well as an attached computer module. Information can also be limited to read only for certain information sources such as a server, a hard drive, a floppy drive, and others.

In a specific embodiment, the present invention also provides a security feature for the ACM 307. Here, the user of the ACM can be granted access to information in the ACM if the correct security identification information 319 is provided to the combination of ACM and console. Once the correct information is provided, the user can access the information on the hard drive of the ACM, which can be for private use. Other levels of access and security can also be provided depending upon the application.

FIG. 5 is a simplified diagram 500 of a computer module in a console according to an embodiment of the present invention. This diagram is merely an illustration which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The block diagram 500 includes an attached computer module 501 and a peripheral console 503, as well as other elements as desired. These elements have a variety of features such as those noted above, as well as others. In the present diagram, different reference numerals are used to show the operation of the present system.

The block diagram 500 illustrates attached computer module 501. The module 501 has a central processing unit 502, which communicates to a north bridge 541, by way of a CPU bus 527. The north bridge couples to main memory 523 via memory bus 529. The main memory can be any suitable high speed memory device or devices such as dynamic random access memory (“DRAM”) integrated circuits and others. The DRAM includes at least 32 Meg. or 64 Meg. and greater of memory, but can also be less depending upon the application. Alternatively, the main memory can be coupled directly with the CPU in some embodiments. The north bridge also couples to a graphics subsystem 515 via bus 542. The graphics subsystem can include a graphics accelerator, graphics memory, and other devices. Graphics subsystem transmits a video signal to an interface connector, which couples to a display, for example.

The attached computer module also includes a primary hard disk drive 509 that serves as a main memory unit for programs and the like. The hard disk can be any suitable drive that has at least 2 GB and greater. As merely an example, the hard disk is a Marathon 2250 (2.25 GB, 2½ inch drive) product made by Seagate Corporation of Scotts Valley, but can be others. The hard disk communicates to the north bridge by way of a hard disk drive controller and bus lines 502 and 531. The hard disk drive controller couples to the north bridge by way of the host PCI bus 531, which connects bus 537 to the north bridge. The hard disk includes computer codes that implement a security program according to the present invention. Details of the security program are provided below.

The attached computer module also has a flash memory device 505 with a BIOS. The flash memory device 505 also has codes for a user password that can be stored in the device. The flash memory device generally permits the storage of such password without a substantial use of power, even when disconnected. As merely an example, the flash memory device has at least 512 kilobits or greater of memory, or 1 megabits or greater of memory. The flash memory device can store a security identification number or the like. The flash memory device is generally non-volatile and can preserve information even when the power is turned off, for example. The flash memory generally has at least 128 kilobits storage cells or more. The flash memory can be any product such as a W29C020 product made by a company called Winbond of Taiwan, but can also be others. The flash memory cell and user identification will be more fully described below in reference to the FIGS. A host interface controller 507 communications to the north bridge via bus 535 and host PCI bus. The host interface controller also has a data control 511. Host interface controller 507 communicates to the console using bus 513, which couples to connection 515.

Peripheral console 503 includes a variety of elements to interface to the module 501, display 551, and network 553. The console forms around south bridge 571, which couples to bus 563, which couples to bus 561. Bus 561 is in communication with network card 555, which is a local area network for Ethernet, for example. South bridge also couples through control 569 to peripheral interface controller 567, which also communicates to bus 561. Peripheral interface controller also couples to host interface controller through connection 515 and bus 513. The peripheral console has a primary removable drive 559 connected to south bridge through bus 575. South bridge also couples to secondary hard disk through bus 577.

In a specific embodiment, the peripheral console also has a serial EEPROM memory device 575, which is coupled to the peripheral interface controller. The memory device can store a security identification number or the like. The memory device is generally non-volatile and can preserve information even when the power is turned off, for example. The memory generally has at least 16 kilobits of storage cells or more. Preferably, the memory device is a 16 kilobit device or 64 megabit device or greater, depending upon the application. The memory can be any product such as a X24320 product made by a company called Xicor, but can also be others. The memory cell and user identification will be more fully described below in reference to the FIGS.

FIG. 6 is a simplified diagram of a security method 600 for a module according to an embodiment of the present invention. This diagram is merely an illustration which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The present method shows an example of how the present security method can be implemented. The present method uses a combination of software 601 and hardware 603, which is in the computer module. A plurality of external devices can be accessed depending upon the embodiment. These external devices include a secondary hard drive 618, a removable drive 619, a network (e.g., LAN, modem) device 621, and others. A keyboard 623 is also shown, which can act locally.

The software 601 includes an operating system 609, application programs 607, and a data security and initialization program 605. Other programs can also exist. Additionally, some of these programs may not exist. Preferably, the data security and initialization program exists. This data security and initialization program is initiated once the attached computer module is inserted into the console. The program interface and oversees a variety of hardware features, which will be used to control access to the external devices, for example. Of course, the particular configuration of the software will depend upon the application.

Hardware features can be implemented using a primary hard disk 611 coupled to a CPU/cache combination, which includes a main memory. The main memory is often a volatile memory such as dynamic random access memory. Data from any one of the external devices can enter the CPU/cache combination. For example, the secondary hard disk memory and I/O address range data is transferred 624 to the CPU/cache combination. The removable drive memory and I/O address range data can also transfer 625 to the CPU/cache combination. The LAN memory and 1/0 address range data can also transfer 626 to the CPU/cache combination. Keyboard data can also transfer 627 to the CPU/cache combination. To write data from the module into any one of these external elements, the data security program interfaces with the data detection and control circuit to determine of such data should be transferred to any one of the external elements. As noted, the external elements include, among others, secondary hard disk, and removable drive. Here, the data security program checks the security identification number with other numbers to determine the security access level. There are many other ways that the present invention can be implemented. These methods are described more fully below.

FIG. 7 is a simplified diagram 700 of a method according to an embodiment of the present invention. This diagram is merely an illustration which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The present method begins at power up, which is step 701. The present method reads a security code, which has been entered by a user, for example, in step 703. The security code can be a string of characters, including numbers and letters. The security code is preferably a mixture of numbers and letters, which are at least about 6 characters in length, but is not limited.

The present method reads (step 703) the security code, which has been entered. Next, the security code is compared with a stored code, which is in flash memory or the like (step 705). If the compared code matches with the stored code, the method resumes to step 708. Alternatively, the method goes to step 707 via branch 706 where no access is granted. When no access is granted, all data are blocked out from the user that attempts to log onto the system. Alternatively, the method determines if a certain level of access is granted, step 708. Depending upon the embodiment, the present method can grant full access, step 710, via branch 716. The present method allows full access based upon information stored in the flash memory device. Alternatively, the method can allow the user to access a limited amount of information.

Here, the present method allows for at least one or more than two levels of access. In a specific embodiment, the present method allows for the user of the module to access peripheral storage (step 711). The access privilege is read-only. The user can read information on the peripheral storage including hard disks and the like. Once the user accesses the storage, the method data control , step 719, takes over, where the hardware prevents the user from accessing other information, step 721. In a specific embodiment, the method can allow information to be removed from the peripheral storage. If the method allows for data to be removed, step 723, the method goes through branch 731 to let data out, which can occur through the module. Alternatively, the method goes to block data (step 725) via branch 733. Depending upon the embodiment, the method returns to the decision block, step 723. Alternatively, the method traverses branch 714 to a peripheral read-only process, step 712. The read-only process programs data control, step 713. Next, the hardware takes over (step 715). The method blocks all data from being accessed by the user, step 717.

FIG. 8 is a simplified diagram of a system 800 according to an alternative embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. The system 800 includes an attached computer module 801, which can be inserted into one of a plurality of console devices to create a “plug and play” operation. For example, the console device can be peripheral console 801 or peripheral console 805. Each peripheral console can have similar or different connection characteristics. Peripheral console 803 couples to a local area network using Ethernet 817. Peripheral console 805 couples to a DSL line 827 through a DSL modem 825. Other consoles can also be included to use other types of networks such as ADSL, Cable Modem, wireless, Token Ring, and the like.

As shown, the attached computer module has elements such as a memory region 807, which stores BIOS information, a security code, and a security identification number on a flash memory device or the like. The memory region couples to a central processing region 809, which can include CPU, chipset, cache memory, graphics, and a hard disk drive, as well as other features. The central processing region couples to a host interface controller, which interfaces the attached computer module to one of the peripheral consoles. Any of the above information can also be included in the attached computer module.

Each peripheral console also has a variety of elements. These elements include a region 813, 821, which has a flash memory device with a security identification number, a password, access information, access privileges, internet service provider access information, as well as other features, which were previously noted. The peripheral console also has an interface controller 815, 823, which couples region 813, 821, respectively to a networking device 817, 825. The networking device can be an Ethernet card 817, which allows communication to the local area network 819. Alternatively, the networking device can be a DST, modem 825, which allows communication to a DSL (or ADSL) phone line. Other types of networking device can also be used, depending upon the application.

Each console provides a selected connection based upon set of predefined factors. These factors include communication hardware information so that software in attached computer module can read and allow a connection to a network. Here, access information can be provided to the user. Information about connection information will also be included. This connection information includes telephone numbers, account numbers, passwords (local), or a company password. The console and module combination will take care of charges, etc. based upon time bases. Module will have credit card information, but will have security. In a specific embodiment, the module inserts into the console. The module then asks the console which hardware will be used. If the hardware is an Ethernet connect, the module configures connection information to access the Ethernet connection. Alternatively, if the hardware requires a DSL connection, the module configures connection information to access the DSL connection. Other configuration information such as company server information, password, can also be provided.

A personal computer system that comprises two physically separate units and the interconnection between them is disclosed. The first unit, an attached computing module (ACM), contains the core computing power and environment for a computer user. The second unit, a peripheral console (PCON), contains the power supply and primary input and output devices for the computer system. An ACM and a PCON are coupled with one another to form a fully functional personal computer system.

FIG. 9 depicts a notebook computer PCON configuration. The opening of the computer bay 992 is visible at the side of the PCON unit 900. The PCON 900 provides an integrated LCD display panel 910 as the user's primary display device. The PCON 900 provides an integrated keyboard 922 as the user's primary input device.

FIG. 10 is a block diagram of the components in one computer system. The computer system comprises an attached computer module (ACM) 1000, a peripheral console (PCON) 1001, and the interconnection apparatus 1003 between them. The ACM 1000 includes the central processing unit (CPU) 1010, system memory 1020, high performance devices 1050, primary mass storage 1030, and related interface and support circuitry 1040. The PCON 1001 includes primary display 1011, primary input 1021, secondary mass storage 1051, other devices 1061, expansion slots 1071, the primary power supply 1031, and related interface and support circuitry 1041. The interconnection apparatus 1003 includes circuitry to convey power and operational signals between the ACM 1000 and PCON 1001.

Within the ACM 1000, the CPU 1010 executes instructions and manipulates data stored in the system memory 1020. The CPU 1010 and system memory 1020 represent the user's core computing power. The core computing power may also include high performance devices 1050 such as advanced graphics processor chips that greatly increase overall system performance and which, because of their speed, need to be located close to the CPU 1010. The primary mass storage 1030 contains persistent copies of the operating system software, application software, configuration data, and user data. The software and data stored in the primary mass storage device 1030 represent the user's computing environment. Interface and support circuitry 1040 primarily includes interface chips and signal busses that interconnect the CPU 1010, system memory 1020, high performance devices 1050, and primary mass storage 1030. The interface and support circuitry 1040 also connects ACM-resident components with the ACM-to-PCON interconnection apparatus 1003 as needed.

Within the PCON 1001, the primary display component 1011 may include an integrated display device or connection circuitry for an external display device. This primary display device 1011 may be, for example, an LCD, plasma, or CRT display screen used to display text and graphics to the user for interaction with the operating system and application software. The primary display component 1011 is the primary output of the computer system, i.e., the paramount vehicle by which programs executing on the CPU 1010 can communicate toward the user.

The primary input component 1021 of the PCON 1001 may include an integrated input device or connection circuitry for attachment to an external input device. The primary input 1021 may be, for example, a keyboard, touch screen, keypad, mouse, trackball, digitizing pad, or some combination thereof to enable the user to interact with the operating system and application software. The primary input component 1021 is the paramount vehicle by which programs executing on the CPU 1010 receive signals from the user.

The PCON 1001 may contain secondary mass storage 1051 to provide additional high capacity storage for data and software. Secondary mass storage 1051 may have fixed or removable media and may include, for example, devices such as diskette drives, hard disks, CD-ROM drives, DVD drives, and tape drives.

The PCON 1001 may be enhanced with additional capability through the use of integrated “Other Devices” 1061 or add-on cards inserted into the PCON's expansion slots 1071. Examples of additional capability include sound generators, LAN connections, and modems. Interface and support circuitry 1041 primarily includes interface chips, driver chips, and signal busses that interconnect the other components within the PCON 1001. The interface and support circuitry 1041 also connects PCON-resident components with the ACM-to-PCON interconnection apparatus 1003 as needed.

Importantly, the PCON 1001 houses the primary power supply 1031. The primary power supply 1031 has sufficient capacity to power both the PCON 1001 and the ACM 1000 for normal operation. Note that the ACM 1000 may include a secondary “power supply” in the form, for example, of a small battery. Such a power supply would be included in the ACM 1000 to maintain, for example, a time-of-day clock, configuration settings when the ACM 1000 is not attached to a PCON, or machine state when moving an active ACM immediately from one PCON to another. The total energy stored in such a battery would, however, be insufficient to sustain operation of the CPU 1010 at its rated speed, along with the memory 1020 and primary mass storage 1030, for more than a fraction of an hour, if the battery were able to deliver the required level of electrical current at all.

FIG. 11 is a block diagram of an attached computing module (ACM) 1100. The physical ACM package 1100 contains the ACM functional components 1101 and the ACM side of the ACM-to-PCON Interconnection 1700. The ACM 1101 comprises a CPU component 1110, a system memory component 1120, a primary mass storage component 1130, a high performance devices components 1150, and an interface and support component 1140.

The ACM side of the ACM-to-PCON Interconnection 1700 comprises a Host Interface Controller (HIC) component 1720 and an ACM connector component 1730. The HIC 1720 and connector 1730 components couple the ACM functional components 1100 with the signals of an ACM-to-PCON interface bus 1710 used to operatively connect an ACM with a PCON. The ACM-to-PCON interface bus 1710 comprises conveyance for electrical power 1714 and signals for a peripheral bus 1712, video 1716, video port 1717, and console type 1718. The preferred ACM-to-PCON Interconnection 1700 is described in detail in a companion U.S. patent application Ser. No. 09/149,882, entitled “A Communication Channel and Interface Devices for Bridging Computer Interface Buses,” by the same inventor, filed on Sep. 8, 1998, and hereby incorporated by reference. The preferred ACM-to-PCON interconnection 1700 includes circuitry to transmit and receive parallel bus information from multiple signal paths as a serial bit stream on a single signal path. This reduces the number of physical signal paths required to traverse the interconnection 1700. Further, employing low-voltage differential signaling (LVDS) on the bit stream data paths provides very reliable, high-speed transmission across cables. This represents a further advantage of the present invention.

Clocking circuitry 1144 generates clock signals for distribution to other components within the ACM 1100 that require a timing and synchronization clock source. The CPU 1110 is one such component. Often, the total power dissipated by a CPU is directly proportional to the frequency of its main clock signal. The presently described embodiment of the ACM 1100 includes circuitry that can vary the frequency of the main CPU clock signal conveyed to the CPU 1110 via signal path 1162, in response to a signal received from the host interface controller (HIC) 1720 via signal path 1161. The generation and variable frequency control of clocking signals is well understood in the art. By varying the frequency, the power consumption of the CPU 1110 (and thus the entire ACM 1100) can be varied.

The variable clock rate generation may be exploited to match the CPU power consumption to the available electrical power. Circuitry in the host interface controller (HIC) 1720 of the presently described embodiment adjusts the frequency control signal sent via signal path 1161 to the clocking circuitry 1144, based on the “console type” information signal 1718 conveyed from the peripheral console (PCON) by the CPU-to-PCON interconnection 1700.

FIG. 12 is a block diagram of a peripheral console (PCON). A peripheral console couples with an ACM to form an operating personal computer system. The peripheral console (PCON) supplies an ACM with primary input, display, and power supply; the ACM supplies the core computing power and environment of the user. In the presently described embodiment the physical PCON package 1200 contains the PCON functional components 1201 and the PCON side of the ACM-to-PCON Interconnection 1800. The PCON functional components 1201 comprise primary display 1210, a primary input 1220, a primary power supply 1230, interface and support 1240, secondary mass storage 1250, other devices 1260, and expansion slots 1270.

The PCON side of the ACM-to-PCON Interconnection 1800 comprises a Peripheral Interface Controller (PIC) component 1840, a PCON connector component 1850, console-type component 1842, and flash memory device 1848. The PIC 1840 and connector 1850 components couple the PCON functional components 1201 with the signals of an ACM-to-PCON interface bus 1810 used to operatively connect an ACM with a PCON. The ACM-to-PCON interface bus 1810 comprises conveyance for electrical power 1814 and signals for a peripheral bus 1812, video 1816, video port 1817, and console-type 1818. The preferred ACM-to-PCON Interconnection 1800 is described in detail in the U.S. patent application entitled “A Communication Channel and Interface Devices for Bridging Computer Interface Buses,” already incorporated herein by reference.

Connector component 1850 may be selected to mate directly with the connector component 1730 of an ACM (shown in FIG. 11). Alternatively, connector component 1850 may be selected to mate with, for example, the connector on one end of a cable intervening between the PCON and an ACM in a particular embodiment. The ACM-to-PCON interconnection described in the aforementioned companion patent application has the advantage of providing reliable signal conveyance across low cost cables.

Flash memory device 1848 provides non-volatile storage. This storage may be accessible to devices in both the ACM and the PCON, including the host interface controller and the peripheral interface controller 1840 to which it is connected. As such, flash memory 1848 may be used to store configuration and security data to facilitate an intelligent mating between an ACM and a PCON that needs no participation of the CPU.

The secondary mass storage component 1250 of the PCON functional circuitry 1201 of the presently described embodiment comprises diskette drive 1254, hard disk drive 1252, and CD-ROM drive 1256. Secondary mass storage 1250 generally provides low-cost, non-volatile storage for data files which may include software program files. Data files stored on secondary mass storage 1250 are not part of a computer user's core computing power and environment. Secondary mass storage 1250 may be used to store, for example, seldom used software programs, software programs that are used only with companion hardware devices installed in the same peripheral console 1200, or archival copies of data files that are maintained in primary mass storage 1130 of an ACM (shown in FIG. 11). Storage capacities for secondary mass storage 1250 devices may vary from the 1.44 megabytes of the 3.5-inch high density diskette drive 1254, to more than 10 gigabytes for a large format (5-inch) hard disk drive 1252. Hard disk drive 1252 employs fixed recording media, while diskette drive 1254 and CD-ROM drive 1256 employ removable media. Diskette drive 1254 and hard disk drive 1252 support both read and write operations (i.e., data stored on their recording media may be both recalled and modified) while CD-ROM drive 1256 supports only read operations.

Two PCI or PCI-like buses are interfaced using a non-PCI or non-PCI-like channel. PCI control signals are encoded into control bits, and the control bits, rather than the control signals that they represent, and are transmitted on the interface channel. At the receiving end, the control bits representing control signals are decoded back into PCI control signals prior to being transmitted to the intended PCI bus.

The fact that control bits rather than control signals are transmitted on the interface channel allows using a smaller number of signal channels and a correspondingly small number of conductive lines in the interface channel than would otherwise be possible. This is because the control bits can be more easily multiplexed at one end of the interface channel and recovered at the other end than control signals. This relatively small number of signal channels used in the interface channel allows using LVDS channels for the interface. As mentioned above, an LVDS channel is more cable friendly, faster, consumes less power, and generates less noise than a PCI bus channel. Therefore, an LVDS channel is advantageously used for the hereto unused purpose of interfacing PCI or PCI-like buses. The relatively smaller number of signal channels in the interface also allows using connectors having smaller pins counts. As mentioned above an interface having a smaller number of signal channels and, therefore, a smaller number of conductive lines is less bulky and less expensive than one having a larger number of signal channels. Similarly, connectors having a smaller number of pins are also less expensive and less bulky than connectors having a larger number of pins.

In one embodiment, the present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus, in a microprocessor based computer system where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock channel and a plurality of bit channels for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.

In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.

In a preferred embodiment, the interface channel has a plurality of serial bit channels numbering fewer than the number of parallel bus lines in each of the PCI buses and operates at a clock speed higher than the clock speed at which any of the bus lines operates. More specifically, the interface channel includes two sets of unidirectional serial bit channels which transmit data in opposite directions such that one set of bit channels transmits serial bits from the HIC to the PIC while the other set transmits serial bits from the PIC to the HIC. For each cycle of the PCI clock, each bit channel of the interface channel transmits a packet of serial bits.

The HIC and PIC each include a bus controller to interface with the first and second computer interface buses, respectively, and to manage transactions that occur therewith. The HIC and PIC also include a translator coupled to the bus controller to encode control signals from the first and second computer interface buses, respectively, into control bits and to decode control bits from the interface channel into control signals. Additionally, the HIC and PIC each include a transmitter and a receiver coupled to the translator. The transmitter converts parallel bits into serial bits and transmits the serial bits to the interface channel. The receiver receives serial bits from the interface channel and converts them into parallel bits.

FIG. 13 is a block diagram of one embodiment of a computer system 1300 using the interface of the present invention. Computer system 1300 includes an attached computer module (ACM) 1305 and a peripheral console 1310, which are described in greater detail in the application of William W. Y. Chu, Ser. No. 09/149,548, for “Personal Computer Peripheral Console With Attached Computer Module” filed on Sep. 8, 1998 and incorporated herein by reference. The ACM 1305 and the peripheral console 1310 are interfaced through an exchange interface system (XIS) bus 1315. The XIS bus 1315 includes power bus 1316, video bus 1317 and peripheral bus (XPBus) 1318, which is also herein referred to as an interface channel. The power bus 1316 transmits power between ACM 1305 and peripheral console 1310. In a preferred embodiment power bus 1316 transmits power at voltage levels of 3.3 volts, 5 volts and 12 volts. Video bus 1317 transmits video signals between the ACM 1305 and the peripheral console 1310. In a preferred embodiment, the video bus 1317 transmits analog Red Green Blue (RGB) video signals for color monitors, digital video signals (such as Video Electronics Standards Association (VESA) Plug and Display's Transition Minimized Differential Signaling (TMDS) signals for flat panel displays), and television (TV) and/or super video (S-video) signals. The XPBus 1318 is coupled to host interface controller (HIC) 1319 and to peripheral interface controller (PIC) 1320, which is also sometimes referred to as a bay interface controller.

In the embodiment shown in FIG. 13, HIC 1319 is coupled to an integrated unit 1321 that includes a CPU, a cache and a north bridge. In another embodiment, a CPU and north bridge are separate rather than integrated units. In yet another embodiment, the HIC and PIC are integrated with the north and south bridges, respectively, such that integrated HIC and north bridge unit includes an HIC and a north bridge, while integrated PIC and south bridge unit includes a PIC and a south bridge.

FIG. 14 is a detailed block diagram of one embodiment of the HIC of the present invention. As shown in FIG. 14, HIC 1600 comprises bus controller 1610, translator 1620, transmitter 1630, receiver 1640, a PLL 1650, an address/data multiplexer (A/D MUX) 1660, a read/write controller (RD/WR Cntl) 1670, a video serial to parallel converter 1680 and a CPU control & general purpose input/output latch/driver (CPU CNTL & GPIO latch/driver) 1690.

HIC 1600 is coupled to an optional flash memory BIOS configuration unit 1601. Flash memory unit 1601 stores basic input output system (BIOS) and PCI configuration information and supplies the BIOS and PCI configuration information to A/D MUX 1660 and RD/WR Control 1670, which control the programming, read, and write of flash memory unit 1601.

Bus controller 1610 is coupled to the host PCI bus, which is also referred to herein as the primary PCI bus, and manages PCI bus transactions on the host PCI bus. Bus controller 1610 includes a slave (target) unit 1611 and a master unit 1616. Both slave unit 1611 and master unit 1616 each include two first in first out (FIFO) buffers, which are preferably asynchronous with respect to each other since the input and output of the two FIFOs in the master unit 1616 as well as the two FIFOs in the slave unit 1611 are clocked by different clocks, namely the PCI clock and the PCK. Additionally, slave unit 1611 includes encoder 1622 and decoder 1623, while master unit 1616 includes encoder 1627 and decoder 1628. The FIFOs 1612, 1613, 1617 and 1618 manage data transfers between the host PCI bus and the XPBus, which in the embodiment shown in FIG. 14 operate at 33 MHz and 66 MHz, respectively. PCI address/data (AD) from the host PCI bus is entered into FIFOs 1612 and 1617 before they are encoded by encoders 1622 and 1627. Encoders 1622 and 1627 format the PCI address/data bits to a form more suitable for parallel to serial conversion prior to transmittal on the XPBus. Similarly, address and data information from the receivers is decoded by decoders 1623 and 1628 to a form more suitable for transmission on the host PCI bus.

The multiplexed parallel A/D bits and some control bits input to transmitter 1630 are serialized by parallel to serial converters 1632 of transmitter 1630 into 10 bit packets. These bit packets are then output on data lines PD0 to PD3 of the XPBus. Other control bits are serialized by parallel to serial converter 1633 into 10 bit packets and sent out on control line PCN of the XPBus.

FIG. 15 is a detailed block diagram of one embodiment of the PIC of the present invention. PIC 11100 is nearly identical to HIC 1600 in its function, except that HIC 1600 interfaces the host PCI bus to the XPBus while PIC 11100 interfaces the secondary PCI bus to the XPBus. Similarly, the components in PIC 11100 serve the same function as their corresponding components in HIC 1600. Reference numbers for components in PIC 11100 have been selected such that a component in PIC 11100 and its corresponding component in HIC 1600 have reference numbers having the same two least significant digits. Thus for example, the bus controller in PIC 11100 is referenced as bus controller 11110 while the bus controller in HIC 1600 is referenced as bus controller 1610. As many of the elements in PIC 11100 serve the same functions as those served by their corresponding elements in HIC 1600 and as the functions of the corresponding elements in HIC 1600 have been described in detail above, the function of elements of PIC 11100 having corresponding elements in HIC 1600 will not be further described herein. Reference may be made to the above description of FIG. 14 for an understanding of the functions of the elements of PIC 11100 having corresponding elements in HIC 1600.

FIG. 16 is a schematic diagram of lines PCK, PD0 to PD3, and PCN. These lines are unidirectional LVDS lines for transmitting clock signals and bits from the HIC to the PIC. The bits on the PD0 to PD3 and the PCN lines are sent synchronously within every clock cycle of the PCK. Another set of lines, namely PCKR, PDR0 to PDR3, and PCNR, are used to transmit clock signals and bits from the PIC to HIC. The lines used for transmitting information from the PIC to the HIC have the same structure as those shown in FIG. 16, except that they transmit data in a direction opposite to that in which the lines shown in FIG. 16 transmit data. In other words they transmit information from the PIC to the HIC. The bits on the PDR0 to PDR3 and the PCNR lines are sent synchronously within every clock cycle of the PCKR. Some of the examples of control information that may be sent in the reverse direction, i.e., on PCNR line, include a request to switch data bus direction because of a pending operation (such as read data available), a control signal change in the target requiring communication in the reverse direction, target busy, and transmission error detected.

The XPBus which includes lines PCK, PD0 to PD3, PCN, PCKR, PDR0 to PDR3, and PCNR, has two sets of unidirectional lines transmitting clock signals and bits in opposite directions. The first set of unidirectional lines includes PCK, PD0 to PD3, and PCN. The second set of unidirectional lines includes PCKR, PDR0 to PDR3, and PCNR. Each of these unidirectional set of lines is a point-to-point bus with a fixed transmitter and receiver, or in other words a fixed master and slave bus. For the first set of unidirectional lines, the HIC is a fixed transmitter/master whereas the PIC is a fixed receiver/slave. For the second set of unidirectional lines, the PIC is a fixed transmitter/master whereas the HIC is a fixed receiver/slave. The LVDS lines of XPBus, a cable friendly and remote system I/O bus, transmit fixed length data packets within a clock cycle.

The XPBus lines, PD0 to PD3, PCN, PDR0 to PDR3 and PCNR, and the video data and clock lines, VPD and VPCK, are not limited to being LVDS lines, as they may be other forms of bit based lines. For example, in another embodiment, the XPBus lines may be IEEE 1394 lines.

It is to be noted that although each of the lines PCK, PD0 to PD3, PCN, PCKR, PDR0 to PDR3, PCNR, VPCK, and VPD is referred to as a line, in the singular rather than plural, each such line may contain more than one physical line. For example, in the embodiment shown in FIG. 16, each of lines PCK, PD0 to PD3 and PCN includes two physical lines between each driver and its corresponding receiver. The term line, when not directly preceded by the terms physical or conductive, is herein used interchangeably with a signal or bit channel of one or more physical lines for transmitting a signal. In the case of non-differential signal lines, generally only one physical line is used to transmit one signal. However, in the case of differential signal lines, a pair of physical lines is used to transmit one signal. For example, a pair of physical lines together transmit a signal in a bit line or bit channel in an LVDS or IEEE 1394 interface.

A bit based line (i.e., a bit line) is a line for transmitting serial bits. Bit based lines typically transmit bit packets and use a serial data packet protocol. Examples of bit lines include an LVDS line, an IEEE 1394 line, and a Universal Serial Bus (USB) line.

In the embodiment shown in FIG. 13, HIC 1319 is coupled to an integrated unit 1321 that includes a CPU, a cache and a north bridge. In another embodiment, such as that shown in FIG. 17, the CPU 1705 and north bridge 1710 are separate rather than integrated units. In yet another embodiment, such as that shown in FIG. 18, the HIC and PIC are integrated with the north and south bridges, respectively, such that integrated HIC and north bridge unit 1805 includes an HIC and a north bridge, while integrated PIC and south bridge unit 1810 includes a PIC and a south bridge. FIG. 19 shows an attached computer module with integrated CPU/NB/Graphics 1915 and Integrated HIC/SB 1920. FIG. 20 shows an attached computer module with single chip 2025 fully integrated: CPU, Cache, Core Logic, Graphics controller and Interface controller.

Although the functionality above has been generally described in terms of a specific sequence of steps, other steps can also be used. Here, the steps can be implemented in a combination of hardware, firmware, and software. Either of these can be further combined or even separated. Depending upon the embodiment, the functionality can be implemented in a number of different ways without departing from the spirit and scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.

While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3996585Jan 22, 1976Dec 7, 1976International Business Machines CorporationVideo generator circuit for a dynamic digital television display
US4141068Mar 24, 1977Feb 20, 1979Xerox CorporationAuxiliary ROM memory system
US4228496Sep 7, 1976Oct 14, 1980Tandem Computers IncorporatedMultiprocessor system
US4453215Oct 1, 1981Jun 5, 1984Stratus Computer, Inc.Central processing apparatus for fault-tolerant computing
US4623964Dec 22, 1982Nov 18, 1986International Business Machines CorporationHomogeneous hierarchial computer business system
US4670837Jun 25, 1984Jun 2, 1987American Telephone And Telegraph CompanyElectrical system having variable-frequency clock
US4680674Jul 16, 1984Jul 14, 1987Moore Fergus EModular computer system with integral electronic bus
US4700362Aug 21, 1984Oct 13, 1987Dolby Laboratories Licensing CorporationA-D encoder and D-A decoder system
US4760276Nov 9, 1987Jul 26, 1988Unisys CorporationPower supply system, for segmented loads, having phantom redundancy
US4769764Aug 11, 1986Sep 6, 1988Isaac LevanonModular computer system with portable travel unit
US4791524Nov 18, 1987Dec 13, 1988International Business Machines CorporationElectrostatic discharge protection for electronic packages
US4799258Feb 7, 1985Jan 17, 1989National Research Development CorporationApparatus and methods for granting access to computers
US4872091Jul 15, 1987Oct 3, 1989Ricoh Company, Ltd.Memory cartridge
US4890282Mar 8, 1988Dec 26, 1989Network Equipment Technologies, Inc.Mixed mode compression for data transmission
US4918572Dec 27, 1988Apr 17, 1990Motorola Computer X, Inc.Modular electronic package
US4939735Jul 21, 1988Jul 3, 1990International Business Machines CorporationInformation handling system having serial channel to control unit link
US5056141Jun 18, 1986Oct 8, 1991Dyke David WMethod and apparatus for the identification of personnel
US5086499May 23, 1989Feb 4, 1992Aeg Westinghouse Transportation Systems, Inc.Computer network for real time control with automatic fault identification and by-pass
US5103446Nov 9, 1990Apr 7, 1992Moses Computers, Inc.Local area network adaptive throughput control for instantaneously matching data transfer rates between personal computer nodes
US5187645Jun 7, 1991Feb 16, 1993Ergo Computing, Inc.Portable computer with docking connector for peripheral devices
US5191581Dec 7, 1990Mar 2, 1993Digital Equipment CorporationMethod and apparatus for providing high performance interconnection between interface circuits coupled to information buses
US5251097Jun 11, 1990Oct 5, 1993Supercomputer Systems Limited PartnershipPackaging architecture for a highly parallel multiprocessor system
US5278509Feb 3, 1992Jan 11, 1994At&T Bell LaboratoriesMethod for monitoring battery discharge by determining the second derivative of battery voltage over time
US5278730Jul 26, 1993Jan 11, 1994Cordata, Inc.Modular notebook computer having a planar array of module bays
US5282247Nov 12, 1992Jan 25, 1994Maxtor CorporationApparatus and method for providing data security in a computer system having removable memory
US5293487Dec 27, 1991Mar 8, 1994Digital Equipment CorporationNetwork adapter with high throughput data transfer circuit to optimize network data transfers, with host receive ring resource monitoring and reporting
US5293497Apr 15, 1993Mar 8, 1994Traveling Software, Inc.Cable for transmitting eight-bit parallel data
US5311397Aug 6, 1992May 10, 1994Logistics Management Inc.Computer with modules readily replaceable by unskilled personnel
US5317441Oct 21, 1991May 31, 1994Advanced Micro Devices, Inc.Transceiver for full duplex signalling on a fiber optic cable
US5317477Jun 30, 1992May 31, 1994International Business Machines CorporationHigh density interconnection assembly
US5319771Apr 26, 1993Jun 7, 1994Seiko Epson CorporationCPU clock generator having a low frequency output during I/O operations and a high frequency output during memory operations
US5325517May 17, 1989Jun 28, 1994International Business Machines CorporationFault tolerant data processing system
US5331509Nov 18, 1993Jul 19, 1994Cordata, Inc.Modular notebook computer having a planar array of module bays and a pivotally attached flat-panel display
US5339408Dec 30, 1992Aug 16, 1994Digital Equipment CorporationMethod and apparatus for reducing checking costs in fault tolerant processors
US5355391Mar 6, 1992Oct 11, 1994Rambus, Inc.High speed bus system
US5428806Jan 22, 1993Jun 27, 1995Pocrass; Alan L.Computer networking system including central chassis with processor and input/output modules, remote transceivers, and communication links between the transceivers and input/output modules
US5430607Dec 31, 1992Jul 4, 1995North Atlantic Industries, Inc.Rugged modular portable computer including modules hinged along an edge
US5432939May 27, 1992Jul 11, 1995International Business Machines Corp.Trusted personal computer system with management control over initial program loading
US5436857Nov 22, 1993Jul 25, 1995Ncr CorporationPersonal computer module system and method of using
US5436902Apr 5, 1994Jul 25, 1995First Pacific NetworksEthernet extender
US5463742Mar 5, 1993Oct 31, 1995Hitachi Computer Products (America), Inc.Personal processor module and docking station for use therewith
US5519843Mar 15, 1993May 21, 1996M-SystemsFlash memory system providing both BIOS and user storage capability
US5533125Jul 18, 1995Jul 2, 1996International Business Machines CorporationRemovable computer security device
US5537544Aug 16, 1993Jul 16, 1996Kabushiki Kaisha ToshibaPortable computer system having password control means for holding one or more passwords such that the passwords are unreadable by direct access from a main processor
US5539616Nov 29, 1993Jul 23, 1996Elonex Technologies, Inc.Modular portable computer
US5546463Jul 12, 1994Aug 13, 1996Information Resource Engineering, Inc.Pocket encrypting and authenticating communications device
US5550710Sep 9, 1994Aug 27, 1996Hitachi Computer Products (America), Inc.Computer system module
US5550861Oct 28, 1994Aug 27, 1996Novalink Technologies, Inc.Modular PCMCIA modem and pager
US5552776Jun 24, 1994Sep 3, 1996Z-MicrosystemsEnhanced security system for computing devices
US5572441Apr 4, 1994Nov 5, 1996Lucent Technologies Inc.Data connector for portable devices
US5577205Apr 21, 1995Nov 19, 1996Ht Research, Inc.Chassis for a multiple computer system
US5578940Apr 4, 1995Nov 26, 1996Rambus, Inc.Modular bus with single or double parallel termination
US5588850Aug 8, 1995Dec 31, 1996Tongrand LimitedGrounding means for memory card connector
US5590377Jun 7, 1995Dec 31, 1996Ast Research, Inc.Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses
US5600800Jul 19, 1994Feb 4, 1997Elonex I.P. Holdings, Ltd.Personal computer system having a docking bay and a hand-held portable computer adapted to dock in the docking bay by a full-service parallel bus
US5603044Feb 8, 1995Feb 11, 1997International Business Machines CorporationInterconnection network for a multi-nodal data processing system which exhibits incremental scalability
US5606717Mar 5, 1992Feb 25, 1997Rambus, Inc.Memory circuitry having bus interface for receiving information in packets and access time registers
US5608608Apr 17, 1996Mar 4, 1997International Business Machines CorporationCartridge-based design for portable and fixed computers
US5623637May 17, 1996Apr 22, 1997Telequip CorporationEncrypted data storage card including smartcard integrated circuit for storing an access password and encryption keys
US5630057Jul 1, 1996May 13, 1997Progressive Technology Inc.Secure architecture and apparatus using an independent computer cartridge
US5638521Feb 5, 1996Jun 10, 1997Leunig GmbhApparatus using a parallel interface for data transfer between a plurality of computers, as well as for transfer of data from computers to shared peripheral devices
US5640302Mar 11, 1996Jun 17, 1997Elonex Ip HoldingsModular portable computer
US5648762Feb 1, 1995Jul 15, 1997Canon Kabushiki KaishaBuilt-in electronic apparatus and device-detaching method therefor
US5659773Nov 14, 1990Aug 19, 1997International Business Machines CorporationPersonal computer with input/output subsystem
US5663661Jul 12, 1996Sep 2, 1997Rambus, Inc.Modular bus with single or double parallel termination
US5673172Jan 5, 1996Sep 30, 1997Compaq Computer CorporationApparatus for electromagnetic interference and electrostatic discharge shielding of hot plug-connected hard disk drives
US5673174Mar 23, 1995Sep 30, 1997Nexar Technologies, Inc.Computer having means for external replacement of circuit boards
US5680126Aug 23, 1994Oct 21, 1997Elonex I.P. Holdings, Ltd.Modular portable computer
US5680536Nov 29, 1995Oct 21, 1997Tyuluman; Samuel A.Dual motherboard computer system
US5689654Nov 7, 1994Nov 18, 1997Elonex F.P. Holdings, Ltd.Digital assistant system including a host computer with a docking bay for the digital assistant wherein a heat sink is moved into contact with a docked digital assistant for cooling the digital assistant
US5708840Mar 4, 1996Jan 13, 1998Elonex I.P. Holdings, Ltd.Scanning and image capturing system
US5721837Oct 15, 1996Feb 24, 1998Elonex I.P. Holdings, Ltd.Micro-personal digital assistant including a temperature managed CPU
US5721842Aug 25, 1995Feb 24, 1998Apex Pc Solutions, Inc.Interconnection system for viewing and controlling remotely connected computers with on-screen video overlay for controlling of the interconnection switch
US5724591Jan 26, 1996Mar 3, 1998Hitachi, Ltd.Multiprocessor system with reduced power mode and improved variation of power demand
US5737194Jul 29, 1996Apr 7, 1998Cray Research, Inc.Input/output module assembly
US5737524May 22, 1995Apr 7, 1998International Business Machines CorporationAdd-in board with programmable configuration registers for use in PCI bus computers
US5745733Aug 9, 1995Apr 28, 1998Ncr CorporationComputer system including a portable portion and a stationary portion providing both uni-processing and multiprocessing capabilities
US5751711Mar 26, 1996May 12, 1998Kabushiki Kaisha ToshibaDigital information processing device
US5752080Dec 22, 1994May 12, 1998Intel CorporationCable terminal unit using bit set for selectively enabling a plurality of hardware functions with some functions having a plurality of selectively enabled hardware functions
US5764924Aug 24, 1995Jun 9, 1998Ncr CorporationMethod and apparatus for extending a local PCI bus to a remote I/O backplane
US5774703Jan 5, 1996Jun 30, 1998Motorola, Inc.Data processing system having a register controllable speed
US5774704Jul 29, 1996Jun 30, 1998Silicon Graphics, Inc.In a computer system
US5795228Jul 3, 1996Aug 18, 1998Ridefilm CorporationInteractive computer-based entertainment system
US5802391Oct 4, 1995Sep 1, 1998Ht Research, Inc.Direct-access team/workgroup server shared by team/workgrouped computers without using a network operating system
US5805903May 21, 1996Sep 8, 1998Compaq Computer CorporationProtection of computer system against incorrect card insertion during start-up
US5809262Aug 30, 1996Sep 15, 1998Dell U.S.A., L.P.Commonly housed multiple processor type computing system and method of manufacturing the same
US5809538Feb 7, 1996Sep 15, 1998General Instrument CorporationDRAM arbiter for video decoder
US5815681May 21, 1996Sep 29, 1998Elonex Plc Ltd.Integrated network switching hub and bus structure
US5819050Feb 29, 1996Oct 6, 1998The Foxboro CompanyAutomatically configurable multi-purpose distributed control processor card for an industrial control system
US5826048Jan 31, 1997Oct 20, 1998Vlsi Technology, Inc.PCI bus with reduced number of signals
US5838932Jun 30, 1997Nov 17, 1998Compaq Computer CorporationTransparent PCI to PCI bridge with dynamic memory and I/O map programming
US5848249Jul 11, 1997Dec 8, 1998Intel CorporationMethod and apparatus for enabling intelligent I/O subsystems using PCI I/O devices
US5859669Nov 26, 1996Jan 12, 1999Texas Instruments IncorporatedSystem for encoding an image control signal onto a pixel clock signal
US5862350Jan 3, 1997Jan 19, 1999Intel CorporationMethod and mechanism for maintaining integrity within SCSI bus with hot insertion
US5862381Nov 26, 1996Jan 19, 1999International Business Machines CorporationVisualization tool for graphically displaying trace data
US5878211Dec 20, 1996Mar 2, 1999N C R CorporationMulti-functional retail terminal and associated method
US5884049Dec 31, 1996Mar 16, 1999Compaq Computer CorporationIncreased processor performance comparable to a desktop computer from a docked portable computer
US5884053Jun 11, 1997Mar 16, 1999International Business Machines CorporationConnector for higher performance PCI with differential signaling
US5907566May 29, 1997May 25, 19993Com CorporationContinuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check
Non-Patent Citations
Reference
1"Features Chart", (Feb. 1, 1997) >, downloaded from web on Jun. 23, 2004, 3 pgs.
2"SQL Server and NT Cluster Manager Availability Demo, "Microsoft Server Programmer Developers Conference, Nov. 1996, 15 pages.
3"Acqis LLC's Disclosure of Proposed Terms and Claim Elements for Construction Pursuant to Patent Rule 4-1," Case No. 6:09-cv-00148-LED, filed Mar. 5, 2010, 3 pages.
4"Acqis, LLC's P.R.-4-2 Disclosure of Preliminary Claim Constructions and Extrinsic Evidence," Case No. 6:09-cv-00148-LED, filed Apr. 14, 2010, 10 pages.
5"Affidavit of Timothy P. Cremen in Support of NEC Corporation of America's Opposition to Plaintiffs Motion to Dismiss and Strike," Case No. 6:09-cv-00148-LED, filed Oct. 9, 2009, 4 pages.
6"Amended Invalidity Chart for Base Reference Network Engines P6000 Server," submitted by the Defendants in connection with Case No. 6:09-cv-148-LED on Jun. 4, 2010, 64 pages.
7"Amended Joint Claim Construction Statement," Case No. 6:09-cv-00148-LED, filed May 5, 2010, 44 pages.
8"Answer to Plaintiff's Second Amended Complaint and Counterclaims of Defendant Fujitsu Computer Systems Corp., n/k/a/ Fujitsu America, Inc. To Acqis LLC's Second Amended Complaint for Patent Infringement," Case No. 6:09-cv-00148-LED, filed Aug. 10, 2009, 34 pages.
9"Answer, Affirmative Defenses, and Counterclaims of Defendant Hewlett-Packard Company to Acqis LLC's Second Amended Complaint for Patent Infringement," Case No. 6:09-cv-148-LED, filed Aug. 10, 2009, 40 pages.
10"Astro Sciences Corp. Announces Results for Second Quarter," Astro Sciences Corporation, Press Release, Nov. 17, 1995, 2 pages.
11"Astro Sciences Corp. Signs Agreement With Storage Computer Corp.," Astro Sciences Corporation, Press Release, Nov. 7, 1995, 2 pages.
12"Astro Sciences Corporation Announces Results for the First Quarter of the Fiscal Year," Astro Sciences Corporation, Press Release, Aug. 3, 1995, 1 page.
13"Astro Sciences Corporation Announces Results for the Fourth Quarter and the Fiscal Yeart," Astro Sciences Corporation, News Release, Jun. 26, 1995, 2 pages.
14"Astro Sciences Corporation Announces Results for The Third Quarter," Astro Sciences Corporation, Press Release, Feb. 8, 1996, 23 pages.
15"Astro Sciences Corporation Announces Signing of $4 Million Credit Facility With Deutsche Financial Services," Astro Sciences Corporation, News Release, May 19, 1995, 1 page.
16"Astro Sciences Corporation Appoints Interim President/CEO Board Expanded by Two Seats," Astro Sciences Corporation, Press Release, Aug. 17, 1995, 1 page.
17"Astro Sciences Corporation Introduces New Generation of Products at PC Expo Show," Astro Sciences Corporation, Press Release, Jun. 23, 1995, 1 page.
18"Astro Sciences Corporation Receives Patent for Network Security and Management," Astro Sciences Corporation, News Release, Jun. 6, 1995, 1 pages.
19"Astro Sciences Corporation Retains Technology Strategies and Alliance Partners," Astro Sciences Corporation, News Release, Jun. 29, 19951 page.
20"Astro Sciences Corporation Shareholders Elect Two New Directors, and Vote to Change Corporate Name to ChatCom, Inc.," Astro Sciences Corporation, Press Release, Feb. 12, 1996, 2 pages.
21"Astro Sciences Corporation to Strengthen Management Team Board," Astro Sciences Corporation, News Release, Apr. 21, 1995, 1 page.
22"Astro Sciences Receives Microsoft Certification and Announces New Director," Astro Sciences Corporation, Press Release, Nov. 21, 1995, 2 pages.
23"ChatCom Adds New Senior Management Team Members," ChatCom, Inc., Press Release, Jul. 2, 1996, 1 page.
24"ChatCom Announces Complete Line of Scaleable Application and Communication Servers," ChatCom, Inc., Press Release, Aug. 30, 1996, 4 pages.
25"ChatCom Announces Comprehensive VAR Program, Commitment to VARs is Key to Corporate Strategy," ChatCom, Inc., Press Release, Jan. 13, 1997, 1 page.
26"ChatCom Announces Major Push into International Markets, Significant International Sales Opportunities for ChatCom's Consolidated Server Technology," ChatCom, Inc., Press Release, Mar. 18, 1997, 2 pages.
27"ChatCom Announces Mass Storage Subsystem, ChatRAID to Address Application Server Market," ChatCom, Inc., Press Release, Aug. 12, 1996, 1 page.
28"ChatCom Announces Mass Storage Subsystem, ChatRAID to Address Application Server Market," ChatCom, Inc., Press Release, Aug. 14, 1996, 2 pages.
29"ChatCom Books Additional Orders with Major Facilities-Based Carrier Companies, ChatCom Products Provide Internet Platforms for Carrier's Customers Worldwide," ChatCom, Inc., Press Release, Mar. 12, 1997, 2 pages.
30"ChatCom Defines Specification for Future Consolidated Server Products, RAINS™ Concept to Accelerate the Adoption of Consolidated Servers," ChatCom, Inc., Press Release, Mar. 31, 1997, 2 pages.
31"ChatCom Names James B. Mariner President/CEO," ChatCom, Inc., Press Relase, Mar. 7, 1996, 2 pages.
32"ChatCom Receives Product Award From LAN Times Magazine, Consolidated Server Product Comparison Puts ChatCom on Top," ChatCom, Inc., Press Release, Feb. 20, 1997, 2 pages.
33"ChatCom Selected as Partner in Anixter Race '96 Program and Completes First Part of Financing," ChatCom, Inc., Press Release, Mar. 26, 1996, 2 pages.
34"ChatCom Strengthens Sales Management Team, Three New Sales Directors to Address Growing Demand for ChatCom's ChatterBox™," ChatCom, Inc., Press Release, Mar. 18, 1997, 2 pages.
35"ChatCom, Inc. Announces Commitment to ISO 9001 Quality Certification, ISO 9001 Quality Control Programs are High Priority Company Imperative," ChatCom, Inc., Press Release, Aug. 1, 1996, 1 page.
36"ChatCom, Inc. Announces Highly Adaptable Intranet and Web Servers, Servers reduce costs associated with radical change," Press Release, Sep. 3, 1996, 1 page.
37"ChatCom, Inc. Announces PentiumPro/200 MHz Server Module, Server Module Offers Scalability and High Availability for File Server Environments," ChatCom, Inc., Press Release, Mar. 24, 1997, 3 pages.
38"ChatCom, Inc. Announces Results for the Dec. 31, 1996 Quarter," ChatCom, Inc., Press Release, Feb. 12, 1997, 2 pages.
39"ChatCom, Inc. Announces Results for the Jun. 30 Quarter," ChatCom, Inc., News Release, Aug. 16, 1996, 2 pages.
40"ChatCom, Inc. Reports Completion of $2.5 Million Private Placement," ChatCom, Inc., Press Release, Jan. 9, 1997, 2 pages.
41"ChatCom, Inc., (Formerly Astro Sciences Corporation) Trades Under New Symbol—NASDAQ/NMS: CHAT," ChatCom, Inc., News Release, Feb. 22, 1996, 1 page.
42"ChatterBox Communications and Server Solutions Products," ChatCom, Inc., Apr. 24, 1996, 7 pages.
43"ChatterBox Communications and Server Solutions," ChatCom, Inc., Mar. 7, 1996, 12 pages.
44"ChatterBox/SAS™—Scaleable Access Server™," J&L Information Systems, Networks Expo—Boston '96, Dec. 22, 1995, 1 page.
45"Claim Chart for International Business Machines Corp.," Case No. 6:09-cv-00148-LED, filed Jun. 15, 2010, 12 pages.
46"ClusterDirector™ Product Description, Fault Tolerance for Industry Standard Processors, Operating Systems, and Applications," Network Engines, Inc., 1998, 4 pages.
47"Comparison [by NEC] of Rejected Elements in Office Action and Elements of Exemplary Claims of Acqis's Patents," Case No. 6:09-cv-00148-LED, filed Oct. 9, 2009, 7 pages.
48"Complaint for Patent Infringement," Acqis v. Appro Int'l, Inc. et al., Case No. 6:09-cv-00148, filed Apr. 2, 2009, 13 pages.
49"Corrected p. 13 of Plaintiff's Opening Brief Concerning Claim Construction (D.I. 261)," Case No. 6:09-cv-00148-LED, filed Jun. 2, 2010, 2 pages.
50"Declaration of Carolyn V. Juarez in Support of Plaintiff Acqis LLC's Opening Brief Regarding Claim Construction," Case No. 6:09-cv-00148-LED, filed Jun. 1, 2010, 3 pages.
51"Declaration of Jennifer Chen in Support of Defendants' Motion for Leave to Amend Defendants' Invalidity Contentions," Case No. 6:09-cv-00148-LED, Aug. 5, 2010, 3 pages.
52"Declaration of Monty McGraw in Support of Defendants' Motion for Leave to Amend Defendants' Invalidity Contentions," Case No. 6:09-cv-00148-LED, Aug. 5, 2010, 3 pages.
53"Defendant Appro's Answer, Affirmative Defenses, and Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement," Case No. 6:09-cv-148, filed Aug. 5, 2009, 43 pages.
54"Defendant Clearcube Technology, Inc.'s Answer, Counterclaims to Acqis LLC's First Amended Complaint for Patent Infringement, and Jury Demand," Case No. 6:08-cv-00148, filed Jul. 2, 2009, 28 pages.
55"Defendant Clearcube Technology, Inc.'s Answer, Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement, and Jury Demand," Case No. 6:08-cv-00148, filed Aug. 10, 2009, 39 pages.
56"Defendant Clearcube Technology, Inc.'s First Amended Answer, Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement and Jury Demand," Case No. 6:09-cv-00148, filed Aug. 11, 2009, 39 pages.
57"Defendant Clearcube Technology, Inc.'s Fourth Amended Answer to Acqis LLC's Second Amended Complaint for Patent Infringement and Jury Demand," Case No. 6:09-cv-00148, filed Jan. 8, 2010, 26 pages.
58"Defendant Clearcube Technology, Inc.'s Second Amended Answer Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement and Jury Demand," Case No. 6:09-Cv-00148, filed Aug. 31, 2009, 45 pages.
59"Defendant Clearcube Technology, Inc.'s Third Amended Answer to Acqis LLC's Second Amended Complaint for Patent Infringement and Jury Demand," Case No. 6:09-cv-00148, filed Nov. 11, 2009, 26 pages.
60"Defendant Hitachi Ameirca, Ltd.'s, Answer to Acqis LLC's First Amended Complaint for Patent Infringement, and Affirmative Defenses and Counterclaims," Case No. 6:09-cv-00148-LED, filed Jul. 8, 2009, 22 pages.
61"Defendant International Business Machines Corp.'s Answer to Acqis LLC's First Amended Complaint, Affirmative Defenses, and Counterclaims," Case No. 6:09-cv-148-LED, filed Jul. 8, 2009, 22 pages.
62"Defendant International Business Machines Corp.'s Answer to Acqis LLC's Second Amended Complaint, Affirmative Defenses, and Counterclaims," Case No. 6:09-cv-148-LED, filed Aug. 10, 2009, 28 pages.
63"Defendant NEC Corporation of America's Opposition to Plaintiffs Motion to Dismiss and Motion to Strike," Case No. 6:09-cv-00148-LED, filed Oct. 9, 2010, 36 pages.
64"Defendant Nex Computers Technology, Inc.'s Answer to Acqis LLC's First Amended Complaint for Patent Infringement, and Jury Demand," Case No. 6:09-cv-00148-LED, filed Jul. 8, 2009, 16 pages.
65"Defendant Nex Computers Technology, Inc.'s Answer to Acqis LLC's Second Amended Complaint for Patent Infringement, and Jury Demand," Case No. 6:09-cv-00148-LED, filed Aug. 10, 2009, 28 pages.
66"Defendant Sun Microsystems, Inc.'s Answer and Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement," Case No. 6:09-cv-148, filed Aug. 10, 2009, 95 pages.
67"Defendant Sun Microsystems, Inc.'s Responses and Objections to Plaintiff Acqis LLC's Second Set of Common Interrogatories," Case No. 6:09-cv-00148-LED, filed May 12, 2010, 9 pages.
68"Defendant Super Micro Computer, Inc.'s Answer and Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement," Case No. 6:09-cv-148, filed Aug. 10, 2009, 96 pages.
69"Defendants' Amended Invalidity Contentions," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 18 pages.
70"Defendant's Amended List of Proposed Terms and Claim Elements for Construction," Case No. 6:09-cv-00148-LED, filed Mar. 31, 2010, 11 pages.
71"Defendant's Brief in Response to Plaintiffs Opening Brief Regarding Claim Construction," Case No. 6:09-cv-00148-LED, filed Jun. 15, 2010, 40 pages.
72"Defendant's Corrected List of Proposed Terms and Claim Elements for Construction," Case No. 6:09-cv-00148-LED, filed Apr. 2, 2010, 9 pages.
73"Defendant's List of Proposed Terms and Claim Elements for Construction," Case No. 6:09-cv-00148-LED, filed Mar. 5, 2010, 15 pages.
74"Defendants' Notice of Errata Relating to Defendants' P.R. 3-3 Invalidity Contentions," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 14 pages.
75"Defendant's P.R.-4-2 Disclosure of Preliminary Claim Constructions and Extrinsic Evidence," Case No. 6:09-cv-00148-LED, filed Apr. 14, 2010, 16 pages.
76"Dell's Answer and Counterclaims to Acqis LLC's Second Amended Complaint," Case No. 6:09-cv-00148-LED, filed Aug. 10, 2009, 36 pages.
77"Dell's First Amended Answer and Counterclaims to Plaintiffs Second Amended Complaint," Case No. 6:09-cv-00148-LED, filed Apr. 22, 2010, 38 pages.
78"Disclosure of Asserted Claims and Infringement Contentions," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 5 pages.
79"Disclosure of Plaintiff's Reduced List of Asserted Claims ," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-00148-LED, served on Jul. 30, 2010, 6 pages.
80"Engineering Design Proposal for RocketLogix, Inc.," Anigma, Inc., Apr. 19, 2000, 35 pages.
81"Exhibit 1, Disclosure of Asserted Claims and Infringement Contentions for Defendant Appro International, Inc.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 105 pages.
82"Exhibit 2, Disclosure of Asserted Claims and Infringement Contentions for Defendant ClearCube Technology, Inc.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 163 pages.
83"Exhibit 3, Disclosure of Asserted Claims and Infringement Contentions for Defendant Dell Inc.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 184 pages.
84"Exhibit 4, Disclosure of Asserted Claims and Infringement Contentions for Defendant Fujitsu America, Inc.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 210 pages.
85"Exhibit 5, Disclosure of Asserted Claims and Infringement Contentions for Defendant Hewlett-Packard Co.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 279 pages.
86"Exhibit 6, Disclosure of Asserted Claims and Infringement Contentions for Defendant IBM Corp.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 242 pages.
87"Exhibit 7, Disclosure of Asserted Claims and Infringement Contentions for Defendant NEC Corp. Of America," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 166 pages.
88"Exhibit 8, Disclosure of Asserted Claims and Infringement Contentions for Defendant Sun Microsystems, Inc.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 243 pages.
89"Exhibit 9, Disclosure of Asserted Claims and Infringement Contentions for Defendant Super Micro Computer, Inc.," submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, served on Sep. 14, 2009, 220 pages.
90"Exhibit A (Asserted Claims)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages.
91"Exhibit B—Table 1," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 75 pages.
92"Exhibit C," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages.
93"Exhibit D," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 106 pages.
94"Exhibit E," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages.
95"Expanding the Reach of the Internet with a New Breed of Web Server Appliances," RocketLogix, Inc., May 2000, 10 pages.
96"Family of VME Technology Specifications," [online], date unknown, [retrieved on Dec. 29, 2010], Retrieved from the Internet: <URL: http://www.vita.com/specifications.html>, 1 page.
97"Features Chart", (Feb. 1, 1997) <<http://www.lantimes.com/testing/97feb/702b072a.html>>, downloaded from web on Jun. 23, 2004, 3 pgs.
98"Final Judgement," Issued by the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2011, 1 page.
99"Firmware Interface Specification,Orbiter 1680, Orbiter 3360," Anigma, Inc., Aug. 17, 2000, 16 pages.
100"First Amended Complaint for Patent Infringement," Acqis v. Appro Int'l, Inc. et al., Case No. 6:09-cv-00148, filed May 18, 2009, 14 pages.
101"HMU—586 Card Guide (Mustang) Pentium PCI," Issue 0.0.14 Preliminary, HM Systems, Inc., Nov. 18, 1996, 57 pages.
102"IEEE Std 1355-1995 Standard for Heterogeneous InterConnect (HIC)," Open Micro-processor systems Initiative (OMI), [online], Oct. 30, 1998, [retrieved on Aug. 6, 2010], Retrieved from the Internet: <URL: http://grouper.ieee.org/groups/1355/index.html>, 6 pages.
103"iMod Pad," Wired Magazine, Mar. 2001, 1 page.
104"Introducing the new ChatterBox™ Corporate and Office Series . . . the Power Behind Your Network," ChatCom, Inc., May 31, 1996, 15 pages.
105"Invalidity Chart for Base Reference ChatCom," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 52 pages.
106"Invalidity Chart for Base Reference Compaq ProLiant Cluster," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 81 pages.
107"Invalidity Chart for Base Reference Cubix BC/Density," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 64 pages.
108"Invalidity Chart for Base Reference Ergo Moby Brick", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.
109"Invalidity Chart for Base Reference Eversys 8000 System," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 60 pages.
110"Invalidity Chart for Base Reference Eversys CAPserver," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages.
111"Invalidity Chart for Base Reference Gallagher 068 and Gallagher 503," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 108 pages.
112"Invalidity Chart for Base Reference Hong 737," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 77 pages.
113"Invalidity Chart for Base Reference IBM 8260," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 53 pages.
114"Invalidity Chart for Base Reference IBM 8265," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages.
115"Invalidity Chart for Base Reference Japanese Patent Application Publication H6-289953 (Hitachi)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.
116"Invalidity Chart for Base Reference Japanese Patent Application Publication H7-84675 (Hitachi)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.
117"Invalidity Chart for Base Reference JP6-289956," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.
118"Invalidity Chart for Base Reference Network Engines P6000 Server," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages.
119"Invalidity Chart for Base Reference Origin2000," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages.
120"Invalidity Chart for Base Reference QuantumNet," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 49 pages.
121"Invalidity Chart for Base Reference Tyuluman 536," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 76 pages.
122"Invalidity Chart for Base Reference U.S. 5,339,408," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 61 pages.
123"Invalidity Chart for Base Reference U.S. 5,436,857 (Nelson)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.
124"Invalidity Chart for Base Reference U.S. 5,608,608 (Flint)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.
125"Invalidity Chart for Base Reference U.S. 5,809,262," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.
126"Invalidity Chart for Base Reference U.S. 5,978,821 (Freeny)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.
127"Invalidity Chart for Base Reference U.S. 5,999,952 (Jenkins)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.
128"Invalidity Chart for Base Reference U.S. Patent No. 4,453,215 (Reid)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages.
129"Invalidity Chart for Base Reference U.S. Patent No. 5,187,645 (Spalding)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.
130"Invalidity Chart for Base Reference U.S. Patent No. 5,325,517 to Baker et al. (Appendix 1, Exhibit 15)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages.
131"Invalidity Chart for Base Reference U.S. Patent No. 5,463,742 (Kobayashi)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.
132"Invalidity Chart for Base Reference U.S. Patent No. 5,577,205," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 60 pages.
133"Invalidity Chart for Base Reference U.S. Patent No. 5,802,391," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 61 pages.
134"Invalidity Chart for Base Reference U.S. Patent No. 6,564,274 (Heath)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 57 pages.
135"Invalidity Chart for Base Reference U.S. Patent No. 6,715,100," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 64 pages.
136"Invalidity Chart for Base Reference U.S. Patent No. 7,339,786 (Bottom et al.)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 57 pages.
137"Invalidity Chart for Base Reference WhiteCross 9800 System," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.
138"Invalidity Chart for Base Reference WO 92/18924 (Wallsten)", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.
139"Invalidity Chart for Base Reference Ziatech Corp. Ketris 9000 System," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 68 pages.
140"Invalidity Chart for Base Reference Ziatech STD 32 Star System," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.
141"Invalidity Chart for Base References RLX Patents, U.S. Patent Nos. 6,747,878, 6,411,506, 6,325,636, 6,757,748, and 6,985,967 (Hipp et al.)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 58 pages.
142"Invalidity Chart for Japanese Patent Application H7-64672 (Toshiba '672)," submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 55 pages.
143"J&L Announces ChatAccess/PC™, a PCMCIA Based Remote LAN Node Server," J&L Information Systems, Press Release, Jun. 19, 1995, 2 pages.
144"J&L Announces ChatExpress—P120 Rackmounted Applications Server at PC Expo, New York," J&L Information Systems, Press Release, Jun. 19, 1994, 2 pages.
145"J&L Announces the NRS-T10RS™ a Fault Tolerant Applications Server Platform at FOSE," J&L Information Systems, Press Release, Mar. 20, 1994, 2 pages.
146"J&L Announces their ChatAccess™ Family of Remote LAN Node Servers at Networld+Intertop Las Vegas," J&L Information Systems, Press Release, Mar. 27, 1994, 2 pages.
147"J&L Announces their ChatExpress-P100 Rackmounted Applications Server at Networks Expo. Boston," J&L Information Systems, Press Release, Feb. 13, 1994, 3 pages.
148"J&L Announces their ChatExpress—P75Applications Server at Networks Expo," J&L Information Systems, Press Release, Feb. 13, 1994, 3 pages.
149"J&L Announces Two Patents," J&L Information Systems, Press Release, Feb. 9, 1995, 1 page.
150"J&L Doubles the Rack-Mounted Communications Server Density with ChatVantage/486™," J&L Information Systems, Press Release, Sep. 11, 1995, 2 pages.
151"J&L Information Systems Announces ChatPower-Plus™ a Revolutionary Redundant Power Supply System," J&L Information Systems, Press Release, Jun. 19, 1995, 2 pages.
152"J&L Information Systems Announces two DX4 for their ChatterBox Family of Remote Access Servers," J&L Information Systems, Press Release, Feb. 13, 1994, 2 pages.
153"Joint Claim Construction Statement," Case No. 6:09-cv-00148-LED, filed Apr. 30, 2010, 46 pages.
154"Jury Verdict Form," Returned by the Jury in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Feb. 23, 2011, 2 pages.
155"Kognitio—Infrastructure Partners," Retrieved from the Internet on Sep. 8, 2010, Retrieved at URL: www.kognito.com/partners/infrastructure.php, 2 pages.
156"Logical Management Process," RocketLogix, Rev. 5, Apr. 5, 2000, 1 page.
157"Memorandum Opinion and Order Construing Claim Terms and Denying Defendants' Motion for Partial Summary Judgment," Issued by the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Aug. 2, 2010, 18 pages.
158"Memorandum Opinion and Order Construing Claim Terms," Issued by the U.S. District Court for the Eastern District of Texas, Tyler Division, Case No. 6:09-cv-148-LED, Document 602, Feb. 3, 2011, 12 pgs.
159"Microsoft Press Computer Dictionary, Third Edition," Microsoft Press, 1997, pp. 199 and 332, Kim Fryer ed.
160"Motion to Dismiss Counterclaim Pursuant to Rule 12(b)(6) and Motion to Strike Affirmative Defense Pursuant to Rule 12(f)," Case 6:09-00148-LED, filed Sep. 16, 2009, 18 pages.
161"Narus and Whitecross Join Forces to Deliver Comprehensive Usage Pattern Analysis Applications for IP Service Providers," Press Release, Palo Alto, CA, Mar. 27, 2000, 4 pages.
162"National Semiconductor Design Guide," LVDS Owner's Manual, Spring 1997, 65 pages.
163"NEC Corporation of America's Answer, Affirmative Defenses, and Counterclaims to Acqis LLC's Second Amended Complaint for Patent Infringement," Case No. 6:09-cv-00148-LED, filed Aug. 10, 2009, 38 pages.
164"Network Engines Announces New Clustered Application Servers for Web, Thin-Client and Windows NT Enterprise Environments," Network Engines, Inc., Press Release, Oct. 8, 1997, 3 pages.
165"Network Engines Announces Partnership With Telegration Associates, Inc.," Network Engines, Inc., Press Release, Dec. 10, 1997, 2 pages.
166"Network Engines Awarded Best of Show at Networld+Interop 97, New company debuts product and wins," Network Engines, Inc., Press Release, Oct. 14, 1997, 2 pages.
167"Network Engines Debuts ClusterDirector in Internet/Intranet Load Balanced Environment," Network Engines, Inc., Press Release, Jan. 27, 1998, 3 pages.
168"P6000 Fault-Tolerant Multiprocessor Application Server," Powerstation Technologies, Inc., 1996, 3 pages.
169"Plaintiff Acqis LLC's Answer to Defendant Appro International, Inc.'s Counterclaims," Case No. 6:09-00148-LED, filed Aug. 28, 2009, 16 pages.
170"Plaintiff Acqis LLC's Answer to Defendant Dell Inc.'s Counterclaims," Case No. 6:09-00148-LED, filed Sep. 2, 2009, 16 pages.
171"Plaintiff Acqis LLC's Answer to Defendant Dell Inc.'s First Amended Counterclaims," Case No. 6:09-00148-LED, filed May 10, 2010, 16 pages.
172"Plaintiff Acqis LLC's Answer to Defendant Fujitsu Computer Systems Corp., N/K/A Fujitsu America, Inc.'s Counterclaims," Case No. 6:09-00148-LED, filed Sep. 16, 2009, 7 pages.
173"Plaintiff Acqis LLC's Answer to Defendant Hewlett-Packard Company's Counterclaims," Case No. 6:09-00148-LED, filed Sep. 16, 2009, 14 pages.
174"Plaintiff Acqis LLC's Answer to Defendant International Business Machines Corp.'s Counterclaims," Case No. 6:09-00148-LED, filed Sep. 2, 2009, 11 pages.
175"Plaintiff Acqis LLC's Answer to Defendant NEC Corporation of America's Counterclaims," Case No. 6:09-00148-LED, filed Sep. 16, 2009, 8 pages.
176"Plaintiff Acqis LLC's Answer to Defendant Sun Microsystems, Inc.'s Counterclaims," Case No. 6:09-cv-00148-LED, filed Sep. 2, 2009, 14 pages.
177"Plaintiff Acqis LLC's Answer to Defendant Super Micro Computer, Inc.'s Counterclaims," Case No. 6:09-00148-LED, filed Sep. 2, 2009, 15 pages.
178"Plaintiff Acqis LLP's First Supplemental Objections and Responses to Defendants' Third Set of Interrogatories," Case No. 6:09-cv-00148-LED, filed Aug. 5, 2010, 14 pages.
179"Plaintiff Acqis LLP's Objections and Responses to Defendants' First Set of Interrogatories," Case No. 6:09-cv-00148-LED, filed Aug. 5, 2010, 21 pages.
180"Plaintiff Acqis LLP's Objections and Responses to Defendants' Third Set of Interrogatories," Case No. 6:09-cv-00148-LED, filed Aug. 5, 2010, 13 pages.
181"Plaintiff's Opening Brief Regarding Claim Construction," Case No. 6:09-cv-00148-LED, filed Jun. 1, 2010, 35 pages.
182"Plaintiff's Reply Brief Regarding Claim Construction," Case No. 6:09-cv-00148-LED, filed Jun. 28, 2010, 14 pages.
183"Plexnet™ Product Overview," Plexcom, Inc., 1992, 8 pages.
184"Proposed Claim Construction Statement," Case No. Case No. 6:09-cv-00148-LED, filed Jun. 15, 2010, 39 pages.
185"PTI Fault Tolerant System Working Document Specification," Rev 0, Feb. 26, 1996, 2 pages.
186"Redefining Server Economics—Take Control," RLX Technologies, 2001, 2 pages.
187"RLX System 324 Technical Guide: RLX Red Hat Installation," RLX Technologies, Inc., 2001, 22 pages.
188"RocketLogix Passive I/O Board Topology," RocketLogix, Inc., Revision 6, May 24, 2000, 1 page.
189"RocketLogix Switched I/O Board Topology," RocketLogix, Inc., Revision 6, May 24, 2000, 1 page.
190"Second Amended Complaint for Patent Infringement," Acqis v. Appro Int'l, Inc. et al., Case No. 6:09-cv-00148, filed Jul. 22, 2009, 49 pages.
191"Telecom Australia to Receive Astro Sciences/J&L 486 Services," Astro Sciences Corporatoin, Press Release, Jan. 4, 1996, 1 page.
192"Thin Client Servers High-Speed Data Switching Technical Summary," QuantumNet, Inc., Aug. 29, 2010, 28 pages.
193"Think Modular," Jun. 10, 1997, PC Magazine [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at: <URL: wysiwyg://60/http://homezdnet.com/pcmag/issues/1611/pcmg0072.htm>, 1 page.
194"TLD Queries Complete Call Detail Record Database with WhiteCross Data Exploration Server," Data Mining Product Reviews, Feb. 2000, 1 page.
195"Transcript of Videotaped Deposition of William Mangione-Smith," taken by the Defendants in connection with Case No. 6:09-cv-148-LED in the U.S. District Court for the Eastern District of Texas, Sep. 9, 2010, 192 pages.
196"Venture financing is fuel for Powerstation's Growth Plans," Mass High Tech Communications, Inc., Jun. 2, 1997, 1 page.
197"WhiteCross Data Exploration Announces ExplorationSTUDIO™," Press Release, New York, NY, Sep. 2, 1999, 2 pages.
198"WhiteCross Introduces ‘World's Most Powerful Exploration Warehouse System,’" Press Release, New York, NY, Sep. 2, 1999, 2 pages.
1998260 ATM Product Architecture, IBM International Technical Support Organization, Raleigh Center, Sep. 1997, First Edition, International Business Machines Corporation, 220 pages.
2008265 Nways ATM Switch, Product Description, Sep. 1998, Fifth Edition, International Business Machines Corporation, 141 pages.
201ACCTON, Gigabit Ethernet PCI Adapter (1999) (2 pp) (No. 122.pdf).
202Advanced Micro Devices, Inc., "AMD-K6-III Processor Data Sheet," 21918B/0, Oct. 1999, 326 pages.
203Agerwala, T. et al., "SP2 System Architecture", IBM Systems Journal, vol. 34, No. 2 (1995).
204Amendment filed with Continued Prosecution Application for U.S. Patent No. 6,345,330, filed Jan. 17, 2001, 5 pages.
205Amendment for U.S. Patent No. 6,345,330, filed Sep. 12, 2000, 5 pages.
206Amendment for U.S. Patent No. 7,818,487, filed May 11, 2010, 15 pages.
207Amendment Submitted After Notice of Allowance for U.S. Patent No. 7,818,487, filed Aug. 17, 2010, 14 pages.
208Amendment Submitted with RCE for RE 41,076, filed Aug. 4, 2009, 2 pages.
209Amendment Submitted with RCE for RE 41,076, filed Dec. 8, 2008, 44 pages.
210Amendment Submitted with RCE for RE 41,076, filed Nov. 5, 2007, 19 pages.
211Amendment Submitted with RCE for RE 41,294, filed May 27, 2008, 14 pages.
212Amendment Submitted with RCE for U.S. Appl. No. 10/963,825, filed Feb. 20, 2009, 24 pages.
213Amendment Submitted with RCE for U.S. Appl. No. 10/963,825, filed Jul. 27, 2006, 29 pages.
214Amendment Submitted With RCE for U.S. Patent No. 7,099,981, filed Mar. 1, 2006, 23 pages.
215Anderson, C.R. et al., "IEEE 1355 HS-Links: Present Status and Future Prospects," [online], 1998, [retrieved on Aug. 11, 2010], Retrieved from the Internet: <URL: http://www94.web.cern.ch/HIS/dshs/publications/wotug21/hslink/pdf/hslinkpaper.pdf>, 14 pages.
216Appellants' Brief for U.S. Appl. No. 10/963,825, filed Jan. 8, 2007, 31 pages.
217Applicant Summary of Interview, filed Mar. 24, 2009, 1 page.
218Athavale, A., "How to Lower the Cost of PCI Express Adoption by Using FPGAs," EETimes Design [online] Apr. 26, 2006, [retrieved on May 3, 2011]. Retrieved from the Internet at <URL: http://www.eetimes.com/General/DisplayPrintViewContent?contentItemID=4014824>, 6 pages.
219Bernal, Carlos, product brochure entitled: "PowerSMP Series 4000", (Mar. 1998) <<http://www/winnetmag.com/Windows/Article/ArticleID/3095//3095.html, downloaded from web on Jun. 22, 2004, 2 pgs.
220Berst, "Hope For The Modular PCs We all Really Want" (Dec. 5, 1997).
221Berst, J., "Hope for the Modular PCs We All Really Want," Dec. 5, 1997, Jesse Berst's Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: <URL: http://www.zdnet.com/anchordesk/story/story—1504.html>, 3 pages.
222Black Box Corporation, Black Box Network Services, Black Box ServSwitch Duo, Jul. 1998, 52 pages.
223Black•Box Corporation, "Black Box Serve Switch Duo," Black Box Network Services Manual, Jul. 1998, 52 pages.
224Board Specifications for DataModule Board, DataStation Backplane, DataStation Front Bezel, and BaseStation Backplane, Rev. E, Anigma, Inc., Mar. 2, 2000, 5 pages.
225Bomara Associates, "System 8000", >, downloaded from web on Jun. 22, 2004, 4 pgs.
226Bomara Associates, "System 8000", <<http://www.bomara.com/Eversys/briefDefault.htm>>, downloaded from web on Jun. 22, 2004, 4 pgs.
227Boyd-Merritt, "Upgradable-PC Effort Takes Divergent Paths" (EE Times 1997) http://techweb.cmp/com/eet/news/97/949news/effort.html.
228Boyd-Merritt, R., "Upgradable-PC Effort Takes Divergent Paths," EE Times—Headline News [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at : <URL: http://techweb.cmp.com/eet/news/97/949news/effort.html>, 3 pages.
229Burrow, M., WhiteCross Data Exploration, "A Technical Overview of the WXDES/9800," Apr. 21, 1999, White Cross Systems Limited, 222 pages.
230Burrow, M., WhiteCross Data Exploration, "A Technical Overview of the WXDES/9800," Mar. 2, 1999, Revision 2.00, White Cross Systems Limited, pp. 1-90.
231CETIA Brochure "CETIA Powerengine CVME 603e" pp. 1-6 downloaded from the internet @ http://www.cetia.com/Products-Addons/wp-47-01.pdf on Feb. 15, 2006.
232CETIA Brochure "CETIA Powerengine CVME 603e" pp. 1-6 downloaded from the internet @ http://www.cetia.com/Products—Addons/wp-47-01.pdf on Feb. 15, 2006.
233Charlesworth, I., "Technology Audit, Data Exploration Server," Butler Group, Sep. 1999, 8 pages.
234Cisco Systems, Inc., "Cisco AS5800 Universal Access Server Dial Shelf Controller Card Installation and Replacement," Doc. No. 78-4653-02, 1997, 28 pages.
235Compaq Computer Corporation, Compaq ActiveAnswers Installation Guide, Installation and Configuration Guide for Linux and Apache Web Server on Compaq Prosignia and ProLiant Servers, May 1999, pp. 1-40.
236Compaq Computer Corporation, Compaq Performance Brief, ProLiant 1600 ServerBench Performance Summary, Aug. 1998, pp. 1-7.
237Compaq Computer Corporation, Compaq White Paper, "Accelerating Financial Spreadsheet Simulations with Workstation Clusters," Oct. 1998, pp. 1-14.
238Compaq Computer Corporation, Compaq White Paper, "Microsoft Internet Information Server 4.0 on the Compaq ProLiant 6500," Aug. 1998, pp. 1-14.
239Compaq Computer Corporation, Compaq White Paper, "ServerNet—A High Bandwith, Low Latency Cluster Interconnection," Sep. 1998, pp. 1-9.
240Compaq Computer Corporation, et al., "Universal Serial Bus Specification," Apr. 27, 2000, Revision 2.0, 650 pages.
241Compaq Computer Corporation, et al., "Universal Serial Bus Specification," Sep. 23, 1998, Revision 1.1, 327 pages.
242Compaq Computer Corporation, ProLiant 6500-PDC/O1000 C/S with 4 ProLiant 1850R, TPC-C Rev. 3.4, Report Date: Dec. 22, 1998, pp. 1-3.
243Compaq Computer Corporation, White Paper, "Order and Configuration Guide for Compaq ProLiant Cluster Series F Model 100," Sep. 1998, pp. 1-8.
244Cragle, Jonathan, "Density System 1100", (May 1999) >, downloaded from web on Jun. 21, 2004, 3 pgs.
245Cragle, Jonathan, "Density System 1100", (May 1999) <<http://www.winnetmag.com/Windows/Article/ArtideID/5199/5199.html>>, downloaded from web on Jun. 21, 2004, 3 pgs.
246Crystal Group, "QuickConnect® Cable Management", (© 2000-2004) > downloaded from web on Jute 17, 2004, 4 pgs.
247Crystal Group, "Rackmount Computers", (©2000-2004) >, downloaded from web on Jun. 17, 2004, 8 pgs.
248Crystal Group, "QuickConnect® Cable Management", (© 2000-2004) <<http://www.crystalpc.com/products/quickconnect.asp>> downloaded from web on Jute 17, 2004, 4 pgs.
249Crystal Group, "Rackmount Computers", (©2000-2004) <<http://www.crystalpc.com/products/roservers.asp>>, downloaded from web on Jun. 17, 2004, 8 pgs.
250Cubix Corporation, BC Series, Processor Boards Installation Guide, DOC 800A, Aug. 1994, 149 pages.
251Cubix Corporation, Cubix ERS/FT II Systems [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: , 5 pages.
252Cubix Corporation, Cubix ERS/FT II Systems [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19980124213320/www.cubix.com/support/steps/ers-ft2/intro.htm>, 5 pages.
253Cubix Corporation, Cubix Pentium II Plug-In Computers for Density Series Systems, Sep. 15, 1998, 1 page.
254Cubix Corporation, Cubix Product Catalog, Summer 1995, 56 pages.
255Cubix Corporation, Datasheet: ERS/FT II Server Chassis [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: , 3 pages.
256Cubix Corporation, Datasheet: ERS/FT II Server Chassis [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19970716204623/www.cubix.com/corporate/data/ersft2.htm>, 3 pages.
257Cubix Corporation, Datasheet: Single-Board Computers with Pentium Processors [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: , 5 pages.
258Cubix Corporation, Datasheet: Single-Board Computers with Pentium Processors [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19970716204717/www.cubix.com/corporate/data/bcp5t.htm>, 5 pages.
259Cubix Corporation, Density Series Multi-Server Systems, Sep. 10, 1999, 4 pages.
260Cubix Corporation, Density Series Plug-In Servers, Plug-In Computers for Managed Server Farms, Sep. 15, 1998, 2 pages.
261Cubix Corporation, ERS/FT II-Enhanced Resource Subsystem/Fault Tolerant II, Nov. 1994, 4 pages.
262Cubix Corporation, ERS/FT II—Enhanced Resource Subsystem/Fault Tolerant II, Nov. 1994, 4 pages.
263Cubix Corporation, White Paper: Benefits of High-Density Servers [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: , 6 pages.
264Cubix Corporation, White Paper: Benefits of High-Density Servers [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19970716204215/www.cubix.com/corporate/whitep/densit.htm>, 6 pages.
265Cubix Customer Service Support System, "Click on the Front Panel That Matches Your System," © 2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: http://64.173.211.7/support/techinfo/density/density.htm>, 1 page.
266Cubix Product Brochure entitled, "Density System", (© 2000) > downloaded from web on Jun. 22, 2004, 3 pgs.
267Cubix Product Brochure entitled, "Density System, Technical Specifications", (© 2000) > downloaded from web on Jun. 22, 2004, 2 pgs.
268Cubix Product Brochure entitled, "Density System, Technical Specifications", (© 2000) <<http://64.173.211.7/support/techinfo/system/density/info/spec.htm>> downloaded from web on Jun. 22, 2004, 2 pgs.
269Cubix Product Brochure entitled, "Density System", (© 2000) <<http://64.173.211.7/support/techinfo/system/density/density10.htm>> downloaded from web on Jun. 22, 2004, 3 pgs.
270Cubix Product Manual entitled, "Density System", Chapter 1-Introduction, (© 2000) > downloaded from web on Jun. 22, 2004, 5 pgs.
271Cubix Product Manual entitled, "Density System", Chapter 2-Installation, (© 2000) > downloaded from web on Jun. 22, 2004, 9 pgs.
272Cubix Product Manual entitled, "Density System", Chapter 3-Operation, (© 2000) > downloaded from web on Jun. 22, 2004, 4 pgs.
273Cubix Product Manual entitled, "Density System", Chapter 4-Maintenance and Repair, (© 2000) > downloaded from web on Jun. 22, 2004, 5 pgs.
274Cubix Product Manual entitled, "Density System", Chapter 1—Introduction, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/density/Chap-1.htm>> downloaded from web on Jun. 22, 2004, 5 pgs.
275Cubix Product Manual entitled, "Density System", Chapter 2—Installation, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/density/Chap-2.htm>> downloaded from web on Jun. 22, 2004, 9 pgs.
276Cubix Product Manual entitled, "Density System", Chapter 3—Operation, (© 2000) <<http:://64.173.211.7/support/techinfo/manuals/density/Chap-3.htm>> downloaded from web on Jun. 22, 2004, 4 pgs.
277Cubix Product Manual entitled, "Density System", Chapter 4—Maintenance and Repair, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/density/Chap-4.htm>> downloaded from web on Jun. 22, 2004, 5 pgs.
278Cubix, "Click on the front panel that matches your system", (© 2000) >, downloaded from web on Jun. 22, 2004, 1 pg.
279Cubix, "DP 6200 'D' Series Plug-in Computers" >, downloaded from web on Jun. 22, 2004, 3 pgs.
280Cubix, "ERS II and ERS/ FT II", Chap. 3, System Components, >, downloaded from web on Jun. 22, 2004, 21 pgs.
281Cubix, "ERS/FT II System", (© 2000) >, downloaded from web on Jun. 22, 2004, 4 pgs.
282Cubix, "Installing DP or SP Series Boards" (© 2000) >, downloaded from web on Jun. 22, 2004, 2 pgs.
283Cubix, "Multiplexing Video, Keyboard & Mouse with Multiple Density Systems", (© 2000) >, downloaded from web on Jun. 22, 2004, 2 pgs.
284Cubix, "Powering On/Off or Resetting Plug-in Computers in an Density System", (® 2000) >, downloaded from web on Jun. 22, 2004, 2 pgs.
285Cubix, "SP 5200 Series" Chapter 1-Introduction, (© 2000) >, downloaded from web on Jun. 22, 2004, 3 pgs.
286Cubix, "SP 5200 Series" Chapter 2-Switches & Jumpers, (© 2000) >, downloaded from web on Jun. 22, 2004, 3 pgs.
287Cubix, "SP 5200 Series" Chapter 3-Installation, (© 2000) >, downloaded from web on Jun. 22, 2004, 4 pgs.
288Cubix, "SP 5200 Series" Chapter 4-Technical Reference, (© 2000) >, downloaded from web on Jun. 22, 2004, 3 pgs.
289Cubix, "SP 5200XS Series Plug-in Computers", (© 2000) >, downloaded from web on Jun. 22, 2004, 2 pgs.
290Cubix, "SP 5200XS Series Technical Specifications", (© 2000) >, downloaded from web on Jun. 22, 2004, 2 pgs.
291Cubix, "What are Groups?", (© 2000) >, downloaded from web on Jun. 22, 2004, 3 pgs.
292Cubix, "Click on the front panel that matches your system", (© 2000) <<http://64.173.211.7/support/techinfo/system/density/density.htm>>, downloaded from web on Jun. 22, 2004, 1 pg.
293Cubix, "DP 6200 ‘D’ Series Plug-in Computers" <<http://64.173.211.7/support/techinfo/bc/dp/6200d/intro.htm >>, downloaded from web on Jun. 22, 2004, 3 pgs.
294Cubix, "ERS II and ERS/ FT II", Chap. 3, System Components, <<http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm>>, downloaded from web on Jun. 22, 2004, 21 pgs.
295Cubix, "ERS/FT II System", (© 2000) <<http://64.173.211.7/support/techinfo/system/ersft2/ersft2.htm>>, downloaded from web on Jun. 22, 2004, 4 pgs.
296Cubix, "Installing DP or SP Series Boards" (© 2000) <<http://64.173.211.7/support/techinfo/bc/dp/6200d/intro.htm>>, downloaded from web on Jun. 22, 2004, 2 pgs.
297Cubix, "Multiplexing Video, Keyboard & Mouse with Multiple Density Systems", (© 2000) <<http://64.173.211.7/support/techinfo/system/density/'info/vkm-mux.htm>>, downloaded from web on Jun. 22, 2004, 2 pgs.
298Cubix, "Powering On/Off or Resetting Plug-in Computers in an Density System", (® 2000) <<http://64.173.211.7/support/techinfo/system/density/info/power.htm>>, downloaded from web on Jun. 22, 2004, 2 pgs.
299Cubix, "SP 5200 Series" Chapter 1—Introduction, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/sp5200/chap-1.htm>>, downloaded from web on Jun. 22, 2004, 3 pgs.
300Cubix, "SP 5200 Series" Chapter 2—Switches & Jumpers, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/sp5200/chap-2.htm>>, downloaded from web on Jun. 22, 2004, 3 pgs.
301Cubix, "SP 5200 Series" Chapter 3—Installation, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/sp5200/chap-3.htm>>, downloaded from web on Jun. 22, 2004, 4 pgs.
302Cubix, "SP 5200 Series" Chapter 4—Technical Reference, (© 2000) <<http://64.173.211.7/support/techinfo/manuals/sp5200/chap-4.htm>>, downloaded from web on Jun. 22, 2004, 3 pgs.
303Cubix, "SP 5200XS Series Plug-in Computers", (© 2000) <<http://64.173.211.7/support/techinfo/bc/sp5200xs/intro.htm>>, downloaded from web on Jun. 22, 2004, 2 pgs.
304Cubix, "SP 5200XS Series Technical Specifications", (© 2000) <<http://64.173.211.7/support/techinfo/bc/sp5200xs/spec.htm>>, downloaded from web on Jun. 22, 2004, 2 pgs.
305Cubix, "What are Groups?", (© 2000) <<http://64.173.211.7/support/techinfo/system/density/info/groups.htm>>, downloaded from web on Jun. 22, 2004, 3 pgs.
306Decision on Appeal for U.S. Appl. No. 10/963,825, mailed Feb. 4, 2009, 13 pages.
307Defendant's Invalidty Chart for Base Reference RLX System 324, proposed in connection with Case No. 6:09-cv-148-LED on Jul. 15, 2010, 58 pages.
308Dell, Inc., White Paper, "PCI Express Technology," Feb. 2004, pp. 1-11.
309Desai, D.M. et al., "BladeCenter system overview," IBM Journal of Research and Development, vol. 49, No. 6, Nov. 2005, pp. 809-821, 13 pages.
310Digital Equipment Corporation, "Digital AlphaServer 4000 and 4100 systems," [Brochure], 1998, 4 pages.
311Digital Semiconductor Product Brief, "21152 PCI-to-PCI Bridge," Feb. 1996, 6 pages.
312DY 4 Systems, Inc., SVME/DM-192 Pentium(TM) Single Board Computer (Jun. 1999) pp. 1-9.
313DY 4 Systems, Inc., SVME/DM-192 Pentium™ Single Board Computer (Jun. 1999) pp. 1-9.
314eBay Advertisement for "Total IT Group Network Engines", <<http://cgi.ebay.com/we/eBayISAP1.dll?ViewItem&item=5706388046&sspagename+STRK%3AMDB1%3AMEB13AIT&rd=1>>, downloaded from web on Jun. 25, 2004, 1 pg.
315EIA-422A-Standard (Superseded), Electrical Characteristics of Balanced Voltage Digital Interface Circuits (Dec. 1978) (20 pp) (No. 118a.pdf).
316EIA-422A—Standard (Superseded), Electrical Characteristics of Balanced Voltage Digital Interface Circuits (Dec. 1978) (20 pp) (No. 118a.pdf).
317Ellis, S., "IRIS FailSafe™ Administrator's Guide," Document No. 007-3109-003, Apr. 6, 1997, 212 pages.
318Email from Emanuel to Juarez including Invalidity Chart for Base Reference IBM BladeCenter, submitted by the Defendants in connection with Case No. 6:09-cv-148-LED, dated Aug. 20, 2010, 54 pages.
319Eversys CAPcard 9500/sa Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19961104093144/www.eversys.com/cc95sa—Brief.htm>, 3 pages.
320Eversys CAPserver Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19961104093115/www.eversys.com/CAPbrief.htm>, 10 pages.
321Eversys Corporation Business Plan, Eversys Corporation, Mar. 21, 1997, 53 pages.
322Eversys Corporation, "Eversys System 8000 Consolidated Network Server Market and Product Overview," Slide presentation, downloaded from , product to be released Mar. 1, 1997, 20 pages (no date on document).
323Eversys Corporation, "Eversys System 8000 Consolidated Network Server Market and Product Overview," Slide presentation, downloaded from <http://eversys.com>, product to be released Mar. 1, 1997, 20 pages (no date on document).
324Eversys Corporation, Eversys System 8000 Peripheral Sharing Switch (PSS) User's Guide, 1st Edition—Jun. 1997, 2nd Edition—Jan. 1998, 17 pages.
325Eversys Corporation, S8000 Single Module Body Assemby, Oct. 9, 1998, 9 pages.
326Eversys Corporation, System 8000 Consolidated Network Server, Pentium II Processor Module User's Guide for Module version P2D-BXT, Jan. 1998, 49 pages.
327Eversys Corporation, System 8000 Consolidated Server, (undated), [retrieved on Nov. 9, 2009], Retrieved from C: drive <path: file://C:\Documents and Settings\Daniel\M Documents\Eversys\Eversys Web Site Master...>, 6 pages.
328Eversys Corporation, WebView 8000 version 1.1 User's Guide, Web-Based Management Software fo the Eversys System 8000 Consolidated Server, Revision A—Nov. 1998, Revision B—Dec. 1998, 56 pages.
329Eversys, "CAPcard 9500/sa Product Brief," [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archieve.org/web/19961104093144/www.eversys.com/cc95sa—Brief.htm>, 3 pages.
330Eversys, "CAPserver Product Brief" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archieve.org/web/19961104093115/www.eversys.com/CAPbrief.htm>, 10 pages.
331Eversys, "Products" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archieve.org/web/19961104093103/www.eversys.com/prodinfo.htm> 2 pages.
332Eversys, "Welcome to EverSys" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archieve.org/web/19961104092834/www.eversys.com/index2.htm>, 1 page.
333Examiner Interview Summary Record, mailed Feb. 24, 2009, 4 pages.
334Examiner Interview Summary Record, mailed Jan. 15, 2009, 1 page.
335Examiner Interview Summary Record, mailed Sep. 22, 2009, 5 pages.
336Examiner's Amendment for RE 41,092, mailed Nov. 4, 2009, 4 pages.
337Examiner's Answer for U.S. Appl. No. 10/963,825, mailed Aug. 8, 2007, 30 pages.
338Excerpt from "Microsoft Computer Dictionary, 4th Edition", Microsoft Press, 1999, pp. 184-185, 241, 432 (7 pages).
339Excerpt from "Microsoft Computer Dictionary, 4th Edition", Microsoft Press, 1999, pp. 40, 241, 432 (6 pages).
340Excerpt from "Microsoft Computer Dictionary, 5th Edition", Microsoft Press, 2002, pp. 96 and 547.
341Excerpt from "Microsoft Computer Dictionary, 5th Edition", Microsoft Press, 2002, pp. 96, 329, 624 and 625.
342Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 181, 304 and 771.
343Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 78, 79 and 128.
344Excerpts of Transcript of "Videotaped Deposition of William W.Y. Chu," taken by the Defendants in connection with Case No. 6:09-cv-148-LED in the U.S. District Court for the Eastern District of Texas, Jun. 7, 2010, 20 pages.
345Facsimile from Procrass to Paunovich attaching "QuantumNet Network Computing Systems," Aug. 30, 2010, 8 pages.
346Faegre, D. S. et al., "CTOS Revealed—Unisys' Best-Kept Secret Is An Operating System Built For Distributed Business Applications," Dec. 1994, Core Technologies, BYTE [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: <URL: http://www.byte.com/art/9412/sec13/art2.htm>, 6 pages.
347Faegre, et al., "Unisys' Best-Kept Secret Is An Operating System Built For Distributed Business Applications." BYTE (Dec. 1994).
348Feakes, L., "Disk Connector Card Functional Requirement Specification," Jan. 14, 1998, White Cross Systems Limited, pp. 1-4.
349Feakes, L., "Disk Connector Card Layout Specification," Jan. 14, 1998, White Cross Systems Limited, pp. 1-6.
350Feakes. L., "Fast Ethernet Switch Card Design Specification," Revision 4.00, White Cross Systems Limited, Jul. 27, 2010, 23 pages.
351Feibel, W., Encyclopedia of Networking, Third Edition, p. 265, the Network Press, 2000, 4 pages.
352Feldman, Jonathan, "Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network", > Jun. 23, 2004, 3 pgs.
353Feldman, Jonathan, "Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network", <<http://www.networkcomputing.com/shared/printArtide.jhtml?article=/910/910r3sidel.htm...>> Jun. 23, 2004, 3 pgs.
354Fetters, Dave, "Cubix High-Density Server Leads the Way With Standout Management Software", (Feb. 8, 1999) >, downloaded from web on Jun. 23, 2004, 5 pgs.
355Fetters, Dave, "Cubix High-Density Server Leads the Way With Standout Management Software", (Feb. 8, 1999) <<http://www.—nwc.—com/shared/printArticle.jhtml?article=/1003/1003r3full.html&pub=nwc>>, downloaded from web on Jun. 23, 2004, 5 pgs.
356Galles, M., "Spider: A Hide-Speed Network Interconnect," IEEE Micro, 1997, pp. 34-39. (6 pages).
357Gardner, Michael and Null, Christopher, "A Server Condominium", >, Jun. 23, 2004, 3 pgs.
358Gardner, Michael and Null, Christopher, "A Server Condominium", <<http://www.lantimes.com/testing/98jun/806a042a.html>>, Jun. 23, 2004, 3 pgs.
359Goldman, A, "ISP Profiles: RLX Technologies," ISP-Planet, May 17, 2001, retrieved from the Internet on Jul. 26, 2001, Retrieved at URL: www.isp-planet.com/profiles/2001/rlx.html, 3 pages.
360Grigonis, R., "Fault Resilient PC's," Flatiron Publishing, 1996, 314 pages.
361Grigonis, R., "Life-Saving Computers: Network Engines," Computer Telephony, Sep. 1997, 1 page.
362Groom, P., "WhiteCross 9800 pre-release configuration details and USA Pricing Information," WhiteCross Systems Limited, Nov. 3, 1998, 4 pages.
363Grow, R. et al., "Gigabit Media Independent Interface Proposal," Nov. 11, 1996, IEEE 802.3Z, Vancouver, 22 pages.
364Gruener, J., "Vendors Pack in More Servers," PC Week, vol. 14, No. 1, Mar. 17, 1997, 2 pages.
365Haas, S., "The IEEE 1355 Standard: Developments, Performance and Application in High Energy Physics," Thesis for degree of Doctor of Philosophy, University of Liverpool, Dec. 1998, 138 pages.
366Harrison, Dave, "VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME" >, (Feb. 9, 1998), pp. 1-34.
367Harrison, Dave, "VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME" <<http://www.dy4.com>>, (Feb. 9, 1998), pp. 1-34.
368Hill, Goff (editor), "The Cable and Telecommunications Professional's Reference: vol. 1," Third Edition, Focal Press, 2007, pp. 225-229, 7 pages.
369HotDock and Orbiter 3360—Technical Specifications, Product Overview, and Configurations, RocketLogix, Inc., 2000, 4 pages.
370HP: HDMP-1636, Gigabit Ethernet Transceiver Chip, Preliminary Technical Data (May 1997) (No. 123.pdf).
371Huq et al. "An Overview of LVDS Technology" National Semiconductor Corp. (Jul. 1998) (6 pp.) (No. 118d.pdf).
372IBM Corporation, "Grounding Spring for Peripheral Device and Bezel Bracket," IBM Technical Disclosure Bulletin, Nov. 1, 1993, vol. 36, No. 11, 2 pages.
373IBM Dictionary of Computing, Tenth Ed., pp. 139, 439, 480 and 629, George McDaniel ed., McGraw-Hill, Inc., Aug. 1993, 16 pages.
374IBM Thinkpad Product Information Guide, IBM PC Company, Apr. 28, 1998, 26 pages.
375IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Seventh Ed., pp. 703, 704, 856 and 1064, The Institute of Electrical and Electronics Engineers, Inc., 2000, 13 pages.
376IEEE Standard for a High Performance Serial Bus, IEEE Std 1394-1995, The Institute of Electrical and Electronics Engineers, Inc., 1996, 392 pages.
377Intel Corporation Advance Information, "Intel 440LX AGPSET: 82443LX PCI A.G.P. Controller (PAC)," Aug. 1997, 4 pages.
378Intel Corporation Architectural Overview, "Intel 430TX PCISET: 82439TX System Controller (MTXC)," Feb. 1997, 4 pages.
379Intel Corporation Architectural Overview, "Intel 82371AB PCI-to-ISA/IDE XCEL-ERATOR (PIIX4)," Apr. 1997, 3 pages.
380Intel Corporation, "PCI Express* to PCI-X* Bridge Architecture: Where Interface Standards Meet," 2003, 8 pages.
381Intel Corporation, Intel 82559 Fast Ethernet Controller, [retrieved on Mar. 14, 2011], Retrieved from the Internet: <URL: http://www.intel.com/design/network/products/lan/controllers/82559.htm>, 1 page.
382Intel Corporation, Intel 82559 Fast Ethernet Multifunction PCI/Cardbus Controller, Networking Silicon, Preview Datasheet, Jan. 1999, 56 pages.
383Intel, "Pentium® II Processor at 350 MHz, 400 MHz, and 450 MHz, Datasheet," Order No. 243657-003, Aug. 1998, 83 pages.
384Intel, 21143 PCI/CardBus 10/100Mb/s Ethernet LAN Controller, Product Datasheet (Oct. 1998) (8 pp.) (No. 127.pdf).
385Intel, 82559 Fax Ethernet Multifunction PCI/Cardbus Controller (Jan. 1999) (56 pp.) (No. 128.pdf).
386International Preliminary Examination Report for International Patent Application No. PCT/US99/09369, report completed Jul. 5, 2000, 4 pages.
387International Search Report for International Patent Application No. PCT/US99/09369, report mailed Nov. 16, 1999, 7 pages.
388Internet Telephony Roundup, "Industrial Computers" >, downloaded from web on Jun. 23, 2004, pp. 1-5.
389Internet Telephony Roundup, "Industrial Computers" <<http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm>>, downloaded from web on Jun. 23, 2004, pp. 1-5.
390J&L Introduces Twin Pentium for ChatterBox Systems, J&L Information Systems, Press Release, Jan. 29, 1996, 1 page.
391JL ChatCom, Inc., "ChatExpress PB5 Series P166 Pentium PCI/ISA CPU Card," 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104222157/www.jlchatcom.com/chatp599.htm>, 2 pages.
392JL ChatCom, Inc., "ChatExpress—2 Slot," [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104222644/www.jlchatcom.com/exp2ill.gif>, 1 page.
393JL ChatCom, Inc., "ChatPower Plus," 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104222122/www.jlchatcom.com/chatplus.htm>, 3 pages.
394JL ChatCom, Inc., "ChatterBox ChatPower Plus," (undated) [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104222556/www.jlchatcom.com/cpp1.gif>, 1 page.
395JL ChatCom, Inc., "ChatTwin," [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104222644/www.jlchatcom.com/chattwin.htm>, 2 pages.
396JL ChatCom, Inc.—Highly Adaptable Intranet and Web Servers, "ChatCom, Inc. Announces Highly Adaptable Intranet and Web Servers," Sep. 3, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104221941/www.jlchatcom.com/chat4int.htm>, 2 pages.
397JL ChatCom, Inc.—Scaleable Application and Communication Servers, "ChatCom, Inc. Announces Complete Line of Scaleable Application and Communication Servers,"Aug. 30, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104221932/www.jlchatcom.com/cpofrel.htm>, 4 pages.
398JL ChatCom, Inc.—Web Site, JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], 1996 [retrieved on Dec. 2, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19970104221841/http://www.jlchatcom.com/>, 1 page.
399Khan, M. F., "Ethernet Switch Card Design Specification," Mar. 8, 2001, White Cross Systems Limited, pp. 1-32.
400Khan, M. F., "Ethernet Switch Card Layout Specifications," Mar. 8, 2001, pp. 1-31.
401KTI Networks, Installation Guide 10/100 Dual-speed Fast Ethernet PCI Adapters (1999) (24 pp.) (No. 126.pdf).
402Lazik, G., "Remote Access—a Historical Perspective," Network News, vol. 3, No. 7, NPA The Network Professional Association, Jul. 1994, 6 pages.
403Lazik, G., "Remote Access—Part II, Cost Analysis," Network News, vol. 3, No. 8, NPA The Network Professional Association, Sep. 1994, 5 pages.
404Letter from Martiniak to Byers regarding Proposed Amendment to the Invalidity Contentions based on products from RLX Systems and a description of RLX products, dated Jul. 15, 2010, 2 pages.
405Letter to Barac from Pacotti, Jr. with attachments on WhiteCross Data Exploration, undated, 12 pages.
406Liquorman, "Convergent Technologies Had This Idea" (Dec. 5, 1997).
407Liquorman, M., "Convergent Technologies Had This Idea," Dec. 5, 1997, Jesse Berst's Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: <URL: http://www.zdnet.com/anchordesk/talkback/talkback—56555.html>, 1 page.
408Mamakos, L. et al., "Request for Comments 2516—A method for Transmitting PPP Over Ethernet (PPPoE)," [online], 1999, [retrieved on Aug. 18, 2010], Retrieved from the Internet: <URL: http://ttols.ietf.org/html/rfc2516>, 35 pages.
409McKenzie, L., "Fujitsu Reaches Deal in Acqis Blade Server IP Spat," Law360 [online], [retrieved on Jun. 16, 2010], Retrieved from the Internet at <URL: http://ip.law360.com/print—article/175004>, 2 pages.
410Miastkowski, S. (Editor), "A Whale of a System," BYTE, Aug. 1991, 4 pages, vol. 16, No. 8.
411Micronet SP2500R Series Etherfast 10/100 MBPS Adapter, User's Guide (1999) (10 pp.) (No. 136.pdf).
412Microsoft Cluster Service Center, MSCS Basics, downloaded from <<http://www.networks.com/mscsbasics.htm. Feb. 7, 2005, 6 pages.
413Microsoft Press Computer Dictionary, Second Edition, pp. 82, 92, 93 and 260, Alice Smith ed., Microsoft Press, 1994, 13 pages.
414Microsoft Press Computer Dictionary, Third Ed., pp. 96, 313, and 355, Kim Fryer ed., Microsoft Press, 1997, 5 pages.
415Microsoft Press Computer User's Dictionary, pp. 232, 262, and 275, Kim Fryer ed., Microsoft Press, 1998, 12 pages.
416Microsoft Press Computer User's Dictionary, pp. 82 and 232, Kim Fryer ed., Microsoft Press, 1998, 5 pages.
417MP700 User Guide, Issue 0.0.89, Network Engines, Inc., Oct. 16, 1997, 29 pages.
418MPL Brochure "IPM 486 Brochure/IPM5 User Manual", pp. 1-9, downloaded from the internet @ http://www.mplch/DOCS./u48600xd.pdf on Feb. 15, 2006.
419MPL Brochure,"The First Rugged AI in One Industrial 486FDX-133 Mhz PC", (1998), pp. 53.
420National Semiconductor Product Folder, "DS90CR215 Plus-3.3V Rising Edge Data Strobe LVDS 21-Bit Channel and Link—66 MHz," National Semiconductor Corporation [online], [retrieved on Oct. 30, 1997]. Retrieved from the Internet at <URL: http://www.national.com/search/search.cgi/design?keywords=DS90CR215>, 2 pages.
421National Semiconductor, DS90CR215/DS90CR216 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link-66 MHz, Jul. 1997, 2 pages.
422NEC, "Server HX4500 User's Guide," PN: 456-00005-000, Dec. 1998, 160 pages.
423Network Engines ClusterDirector Users' Manual, Network Engines, Inc., Jan. 1998, 52 pages.
424Network Engines ClusterDirector Users' Manual, Revision B, Network Engines, Inc., Jun. 1998, 88 pages.
425Network Engines Network, Network Engines, Inc., Jun. 22, 1999, 20 pages.
426Network Engines P6000 System Guide, Revision C, Network Engines, Inc., Jul. 1998, 89 pages.
427Network Engines P6000EXP System Guide, Revision A, Network Engines, Inc., Jan. 1998, 106 pages.
428Network Engines Website, Network Engines, Inc., [retrieved on Feb. 27, 1998], Retrieved from the Internet: <URL: http://www.networkengines.com/>, 12 pages.
429Network Engines, "P6000EXP Fault-tolerant Load-balanced Clustered Server," 1997, 3 pages.
430Network Engines, Inc., Company Overview, Aug. 26, 2010, 21 pages.
431Network Engines, Inc., Network Engines ClusterDirector User's Manual, Jun. 1998, 32 pages.
432Network Engines: P6000EXP Fault-Tolerant Load-Balanced Cluster Server (NEI00095) (1997) (4 pp.) (No. 22a.pdf).
433Network Engines™ SBC1000 User's Manual, Rev. E Draft, Network Engines, Inc., Jun. 1998, 78 pages.
434Network Engines™ SBC2000 User's Manual, Rev. 1.0, Network Engines, Inc., Jul. 1998, 140 pages.
435Network Engines™ SBC2000S Reference Guide, Rev. 1.0, Network Engines, Inc., Sep. 1998, 156 pages.
436Network Engines™ SBC2000ST Reference Guide, Rev. A, Network Engines, Inc., Oct. 1998, 178 pages.
437Nicholls, T., "9800 First level design," White Cross Systems Limited, Mar. 26, 1997, 26 pages.
438Nicholls, T., "9800 System Architecture," White Cross Systems Limited, Mar. 27, 1997, 28 pages.
439Novell, Inc., "NoVell's NetWare 4.1 Momentum Continues—NetWare 4 Now World's Best-Selling Network Operating System," [online], Mar. 21, 1996, [retrieved on Nov. 16, 2009]. Retrieved from the Internet: <URL: http://www.novell.com/news/press/archive/1996/03/pr96056.html>, 2 pages.
440Office Action for RE 41,076, mailed Dec. 30, 2008, 8 pages.
441Office Action for RE 41,076, mailed Feb. 11, 2008, 62 pages.
442Office Action for RE 41,076, mailed Jul. 13, 2007, 38 pages.
443Office Action for RE 41,076, mailed Jun. 9, 2008, 25 pages.
444Office Action for RE 41,076, mailed Oct. 17, 2007, 55 pages.
445Office Action for RE 41,092, mailed Sep. 17, 2008, 8 pages.
446Office Action for Re 41,294, mailed Apr. 15, 2008, 10 pages.
447Office Action for RE 41,294, mailed Nov. 16, 2007, 10 pages.
448Office Action for RE 41,294, mailed Sep. 16, 2008, 11 pages.
449Office Action for U.S. Appl. No. 09/312,199, mailed Mar. 26, 2003, 5 pages.
450Office Action for U.S. Appl. No. 09/642,628, mailed Apr. 5, 2001, 9 pages.
451Office Action for U.S. Appl. No. 10/963,825, mailed May 14, 2009, 5 pages.
452Office Action for U.S. Appl. No. 10/963,825, mailed May 31, 2006, 29 pages.
453Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 20, 2006, 28 pages.
454Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 27, 2005, 25 pages.
455Office Action for U.S. Appl. No. 10/963,825, mailed Sep. 15, 2009, 14 pages.
456Office Action for U.S. Appl. No. 11/545,056, mailed Mar. 12, 2010, 26 pages.
457Office Action for U.S. Appl. No. 12/322,858, mailed Jun. 25, 2010, 22 pages.
458Office Action for U.S. Appl. No. 12/322,858, mailed Mar. 4, 2010, 24 pages.
459Office Action for U.S. Appl. No. 12/561,138, mailed Sep. 29, 2010, 4 pages.
460Office Action for U.S. Appl. No. 12/577,074, mailed Apr. 13, 2010, 7 pages.
461Office Action for U.S. Appl. No. 12/577,074, mailed Nov. 10, 2010, 6 pages.
462Office Action for U.S. Patent No. 6,216,185, mailed Apr. 12, 2000, 9 pages.
463Office Action for U.S. Patent No. 6,216,185, mailed Aug. 25, 2000, 9 pages.
464Office Action for U.S. Patent No. 6,345,330, mailed Jun. 15, 2000, 7 pages.
465Office Action for U.S. Patent No. 6,345,330, mailed Mar. 23, 2001, 6 pages.
466Office Action for U.S. Patent No. 6,718,415, mailed Jan. 29, 2003, 7 pages.
467Office Action for U.S. Patent No. 6,718,415, mailed Jun. 4, 2003, 8 pages.
468Office Action for U.S. Patent No. 6,718,415, mailed Oct. 10, 2002, 7 pages.
469Office Action for U.S. Patent No. 7,328,297, mailed Feb. 8, 2007, 5 pages.
470Office Action for U.S. Patent No. 7,328,297, mailed Jul. 12, 2007, 13 pages.
471Office Action for U.S. Patent No. 7,363,415, mailed on Apr. 12, 2007, 23 pages.
472Office Action for U.S. Patent No. 7,363,416, mailed Apr. 12, 2007, 23 pages.
473Office Action for U.S. Patent No. 7,376,779, mailed Sep. 28, 2007, 24 pages.
474Office Action for U.S. Patent No. 7,676,624, mailed Dec. 1, 2008, 8 pages.
475Office Action for U.S. Patent No. 7,818,487, mailed Sep. 29, 2009, 10 pages.
476Office Action for U.S. Publication No. 2010/0174844, mailed Oct. 28, 2010, 11 pages.
477Office Action in Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, mailed Jul. 27, 2010, 103 pages.
478Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, mailed May 26, 2010, 39 pages.
479Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, mailed Jul. 6, 2010, 83 pages.
480Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, mailed Jun. 24, 2010, 86 pages.
481Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, mailed Aug. 4, 2010, 95 pages.
482Office Action in Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, mailed Nov. 1, 2010, 75 pages.
483Office Action in Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, mailed Dec. 6, 2010, 63 pages.
484Office Action in Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, mailed Dec. 20, 2010, 105 pages.
485Origin and Onyx Theory of Operations Manual, Document No. 007-3439-002, 1997, Silicon Graphics, Inc., 124 pages.
486Origin2000 Rackmount Owner's Guide, Document No. 007-3456-003, 1997, Silicon Graphics, Inc., 146 pages.
487P6000 System Price Guide, Network Engines, Inc., Feb. 24, 1998, 9 pages.
488Part 3: Carrier sense multiple access with collision detertion (CSMA/CD) access method and physical layer specifications, IEEE Standard 802.3z, The Institute of Electrical and Electronics Engineers, Inc., Jul. 1998, 1262 pages.
489Patent Owner's Response to Office Action in Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Sep. 27, 2010, 55 pages.
490Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Jul. 27, 2010, 29 pages.
491Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Jul. 27, 2010, 41 pages.
492Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Sep. 3, 2010, 63 pages.
493Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Sep. 3, 2010, 52 pages.
494Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Sep. 3, 2010, 61 pages.
495Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, filed. Aug. 24, 2010, 45 pages.
496Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Oct. 4, 2010, 61 pages.
497Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, filed Oct. 4, 2010, 49 pages.
498PC Magazine, "Think Modular" (Jun. 10, 1997).
499PCI Local Bus Specification (Rev. 2.2, Dec. 1998) (322 pp.) (No. 135.pdf).
500PCI Local Bus Specification, Rev. 2.1, the PCI Special Interest Group, Jun. 1, 1995, 298 pages.
501Pentium Processor™ Network Engines™ P586 Guide, Issue 0.0.20 Preliminary, Network Engines, Inc., Nov. 10, 1997, 58 pages.
502Phillips, J., "9800 Auxiliary PSU Design Specification," Revision 1.00, White Cross Systems Limited, Oct. 27, 1997, 13 pages.
503Phillips, J., "9800 Disk Card Design Specification," May 26, 1998, White Cross Systems Limited, pp. 1-44.
504Phillips, J., "9800 Disk Card Layout Specification," Apr. 6, 1998, White Cross Systems Limited, pp. 1-22.
505Phillips, J., "9800 Power System Backplane Design Specification," Revision 1.00, White Cross Systems Limited, Oct. 22, 1997, 11 pages.
506Phillips, J., "9800 Processor Card Design Specification," Feb. 25, 1998, White Cross Systems Limited, pp. 1-41.
507Phillips, J., "9800 Processor Card Layout Specification," Sep. 29, 1997, White Cross Systems Limited, pp. 1-13.
508Powerstation Technologies P6000 System Guide, Powerstation Technologies, Inc., 1996, 65 pages.
509Press Release: "Crystal Group Products Offer Industrial PCs with Built-in Flexibility", Hiawatha, Iowa, (Mar. 1, 1997) >, downloaded from web on May 14, 2004, 2 pgs.
510Press Release: "Enhanced COTS SBC from DY 4 Systems features 166MHz Pentium(TM) Processor" Kanata, Ontario, Canada, (Apr. 1998) >, 2 pgs.
511Press Release: "Crystal Group Products Offer Industrial PCs with Built-in Flexibility", Hiawatha, Iowa, (Mar. 1, 1997) <<http://www.crystalpc.com/news/pressreleases/prodpr.asp>>, downloaded from web on May 14, 2004, 2 pgs.
512Press Release: "Enhanced COTS SBC from DY 4 Systems features 166MHz Pentium™ Processor" Kanata, Ontario, Canada, (Apr. 1998) <<http://www.realtime-info.be/ VPR/layout/display/pr.asp?/pr.asp?PRID=363>>, 2 pgs.
513Product Manual entitled: "ERS II and ERS/FT II", Chap. 6, Component Installation, >, downloaded from web on Jun. 22, 2004, 18 pgs.
514Product Manual entitled: "ERS II and ERS/FT II", Chap. 6, Component Installation, <<http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c6.htm>>, downloaded from web on Jun. 22, 2004, 18 pgs.
515QuantumNet, Inc., QuantumNet 6000 Sharing Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19971011194326/www.quantumnet.com/dsq60xx.htm>, 3 pages.
516QuantumNet, Inc., QuantumNet 6500 Processor Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: , 4 pages.
517QuantumNet, Inc., QuantumNet 6500 Processor Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL:http://web.archive.org/web/19971011194317/www.quantumnet.com/ds6500.htm>, 4 pages.
518QuantumNet, Inc., QuantumNet Product Overview [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: , 1 page.
519QuantumNet, Inc., QuantumNet Product Overview [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19971011194003/www.quantumnet.com/products.htm>, 1 page.
520QuantumNet, Inc., QuantumNet: The Next Generation Computing and Networking Environment [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: , 7 pages.
521QuantumNet, Inc., QuantumNet: The Next Generation Computing and Networking Environment [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19971011194123/www.quantumnet.com/qnetovw.htm>, 7 pages.
522QuantumNet, Inc., QuantumServer Chassis [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: , 3 pages.
523QuantumNet, Inc., QuantumServer Chassis [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19971011194309/www.quantumnet.com/dsq6000.htm>, 3 pages.
524Radigan, J., "A Solution to the Power Shortage?" CFO.com, Jan. 17, 2001, [online] Retrieved from the Internet on Dec. 14, 2007, Retrieved at URL: www.cfo.com/article.cfm/2991376?f=singlepage, 3 pages.
525Reply Brief for U.S. Appl. No. 10/963,825, filed Sep. 4, 2007, 4 pages.
526Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, 39 pages.
527Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit AA to Request Claim Charts with respect to the Hitachi '953 for Anticipation and Obviousness, 136 pages.
528Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit BB Claim Charts with respect to Kobayashi for Anticipation and Obviousness, 128 pages.
529Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit CC Claim Charts with respect to Byte for Anticipation and Obviousness, 122 pages.
530Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit DD Claim Charts with respect to the Hitachi '675 for Anticipation and Obviousness, 119 pages.
531Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Dec. 2, 2009, 44 pages.
532Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages.
533Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit AA, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Jan. 5, 2010, 109 pages.
534Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit BB, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Jan. 5, 2010, 91 pages.
535Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit CC, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Jan. 5, 2010, 85 pages.
536Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit DD, Claim Charts with respect to the Origin2000 Manual for Obviousness, filed Jan. 5, 2010, 72 pages.
537Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit EE, Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Jan. 5, 2010, 107 pages.
538Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit AA, Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Feb. 9, 2010, 164 pages.
539Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit BB, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Feb. 9, 2010, 158 pages.
540Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit CC, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Feb. 9, 2010, 167 pages.
541Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit DD, Claim Charts with respect to the Eversys for Obviousness, filed Feb. 9, 2010, 111 pages.
542Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages.
543Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Feb. 9, 2010, 33 pages.
544Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit AA (Part 1), Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Mar. 19, 2010, 186 pages.
545Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit AA (Part 2), Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Mar. 19, 2010, 161 pages.
546Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit BB (Part 1), Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Mar. 19, 2010, 139 pages.
547Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit BB (Part 2), Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Mar. 19, 2010, 128 pages.
548Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit CC, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Mar. 19, 2010, 68 pages.
549Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, filed Mar. 19, 2010, 35 pages.
550Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit AA, Claim Charts with respect to Gallagher for Obviousness, filed Apr. 19, 2010, 131 pages.
551Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit BB, Claim Charts with respect to QuantumNet for Obviousness, filed Apr. 19, 2010, 139 pages.
552Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit CC, Claim Charts with respect to Chatcom for Obviousness, filed Apr. 19, 2010, 114 pages.
553Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, filed Apr. 19, 2010, 33 pages.
554Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Aug. 25, 2010, 114 pages.
555Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Aug. 25, 2010, 92 pages.
556Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Aug. 25, 2010, 121 pages.
557Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Aug. 25, 2010, 99 pages.
558Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Aug. 25, 2010, 91 pages.
559Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Aug. 25, 2010, 94 pages.
560Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, filed Aug. 25, 2010, 34 pages.
561Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 70 pages.
562Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 64 pages.
563Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 64 pages.
564Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 71 pages.
565Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 64 pages.
566Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 67 pages.
567Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, filed Oct. 27, 2010, 37 pages.
568Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 128 pages.
569Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 153 pages.
570Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 108 pages.
571Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 112 pages.
572Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 112 pages.
573Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 118 pages.
574Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, filed Oct. 27, 2010, 35 pages.
575Response for RE 41,076, filed Apr. 7, 2008, 18 pages.
576Response for RE 41,076, filed Jan. 16, 2009, 14 pages.
577Response for RE 41,076, filed Sep. 26, 2007, 18 pages.
578Response for RE 41,092, filed Oct. 27, 2008, 27 pages.
579Response for RE 41,294, filed Dec. 20, 2007, 21 pages.
580Response for RE 41,294, filed Oct. 30, 2008, 14 pages.
581Response for U.S. Appl. No. 09/312,199, filed Jun. 11, 2003, 5 pages.
582Response for U.S. Appl. No. 10/963,825, filed Jan. 9, 2006, 22 pages.
583Response for U.S. Appl. No. 10/963,825, filed May 22, 2009, 2 pages.
584Response for U.S. Appl. No. 10/963,825, filed Oct. 1, 2009, 7 pages.
585Response for U.S. Appl. No. 11/545,056, filed Jun. 14, 2010, 18 pages.
586Response for U.S. Appl. No. 12/322,858, filed Jun. 4, 2010, 15 pages.
587Response for U.S. Appl. No. 12/322,858, filed Oct. 25, 2010, 12 pages.
588Response for U.S. Appl. No. 12/577,074, filed Jul. 13, 2010, 3 pages.
589Response for U.S. Patent No. 6,216,185, filed Aug. 3, 2000, 15 pages.
590Response for U.S. Patent No. 6,216,185, filed Oct. 24, 2000, 10 pages.
591Response for U.S. Patent No. 6,718,415, filed Mar. 6, 2003, 8 pages.
592Response for U.S. Patent No. 6,718,415, filed Nov. 7, 2002, 9 pages.
593Response for U.S. Patent No. 6,718,415, filed Sep. 4, 2003, 10 pages.
594Response for U.S. Patent No. 7,328,297, filed Apr. 19, 2007, 32 pages.
595Response for U.S. Patent No. 7,328,297, filed Jul. 23, 2007, 20 pages.
596Response for U.S. Patent No. 7,363,415, filed on Apr. 24, 2007, 25 pages.
597Response for U.S. Patent No. 7,363,416, filed Apr. 24, 2007, 23 pages.
598Response for U.S. Patent No. 7,376,779, filed Oct. 16, 2007, 23 pages.
599Response for U.S. Patent No. 7,676,624, filed Jan. 13, 2009, 14 pages.
600Response for U.S. Patent No. 7,818,487, filed Nov. 6, 2009, 3 pages.
601Response to Office Action for U.S. Patent No. 6,345,330, filed Jul. 19, 2001, 5 pages.
602Restriction Requirement for U.S. Patent No. 6,345,330, mailed Dec. 19, 2000, 5 pages.
603Revised Appellants' Brief for U.S. Appl. No. 10/963,825, filed Apr. 20, 2007, 34 pages.
604RLX Blade, RLX Technologies, 2001, 2 pages.
605RLX System 324 Hardware Installation Guide, RLX Technologies, Inc., 2001, 80 pages.
606RLX System 324 Platform Guide: RLX Linux Web Server, RLX Technologies, Inc., 2001, 73 pages.
607RLX System 324 Platform Guide—Windows Powered Web Server—Online, undated, 39 pages.
608RLX System 324 Technical Guide: RLX Control Tower Backup/Restore, Draft, RLX Techologies, May 18, 2001, 8 pages.
609RLX System 324 Technical Guide: RLX Control Tower SNMP Implementation, RLX Techologies, 2001, 32 pages.
610RLX System 324 Technical Guide: RLX Control Tower SNMP Implementation, Supplementary Document, Draft, RLX Techologies, May 26, 2001, 48 pages.
611RLX Technologies Presentation, RLX Technologies, Inc., Apr. 27, 2001, 44 pages.
612RocketLogix Presentation, RocketLogix, Inc., Apr. 6, 2000, 84 pages.
613Rodgers, A., "NT Clustering Hardware Readied, Vendor Racks up Windows NT Clustering Options at NetWorld+Interop," Internetweek, Oct. 20, 1997, 1 page.
614Rosencrance, L., "IBM agrees to resell RLX high-density servers," Computerworld, May 8, 2001, retrieved from the Internet on Jul. 25, 2001, Retrieved at URL: www.itworld.com/Comp/1362/CWD010508STO60353/pfindex.html, 3 pages.
615San Jose Mercury News, "Business & Stocks—Top Stories from the Mercury News," Jun. 28, 2001, [online], [retrieved on Jun. 30, 2001], Retrieved from the Internet at <URL: http://www0.mercurycenter.com/premium/business/docs—technews28.htm>, 5 pages.
616Silicon Graphics International, "Additional Information for: IRIS FailSafe Administrator's Guide (IRIX 6.4)," [online], Document No. 007-3109-003, Published Apr. 6, 1997, [retrieved on Nov. 5, 2009], Retrieved from the Internet: <URL: http://techpubs.sgi.com/library/tpl/cgi-bin/summary.cgi?coll=0640&db=bks&docnumber=...>, 2 pages.
617Smith, B., "Processor Backplane Design Specification," Feb. 3, 1998, White Cross Systems Limited, pp. 1-16.
618Smith, B., "Processor Backplane Layout Specification," Nov. 12, 1997, White Cross Systems Limited, pp. 1-7.
619Smith, B., Processor Backplane Functional Requirement Specification, Jul. 31, 1997, White Cross Systems Limited, pp. 1-11.
620Snyder, Joel, "Better Management Through Consolidation," pp. 1-6 http://www.opus1.com/www/jms/nw-con-0818rev.html. (Aug. 18, 1997).
621Spang, "Component House: Design Technology For 'PCs in a snap'-NeoSystems Offers Building Blocks" Techweb (Apr. 21, 1997:732).
622Spang, "Component House: Design Technology For ‘PCs in a snap’—NeoSystems Offers Building Blocks" Techweb (Apr. 21, 1997:732).
623Spang, K., "Component House: Design Technology for ‘PCs in a Snap’—NeoSystems Offers Building Blocks," Computer Reseller News, Apr. 21, 1997, Issue: 732, Section: Channel Assembly, TechWeb [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at: <URL: http://www.techweb.com/se/directlink.cgi?CRN19970421S0054>, 2 pages.
624Spring, Tom, "Top of the News—Broadband Users Still Sing the Blues," PC World, Jun. 2011, pp. 42-54, 13 pages.
625Stallings, W., "Computer Organization and Architecture—Designing for Performance," Sixth Edition, Pearson Education, Inc., 2003, pp. 69-89.
626Sun Microsystems Computer Company, "Sun™ Enterprise™ 250 Server Owner's Guide," Jun. 1998, Part No. 805-5160-10, Revision A, 324 pages.
627Sun Microsystems, Inc., "UltraSPARC™ -II CPU Module, Datasheet 400 MHz CPU, 2.0 MP E-Cache," Jul. 1999, 28 pages.
628Sun Microsystems, Inc., White Paper, "Netra™ ft 1800," Apr. 1999, Revision 09, 50 pages.
629Supplemental Amendment Submitted with RCE for RE 41,294, filed Jul. 8, 2008, 12 pages.
630Supplemental Response for RE 41,294, filed Aug. 17, 2009, 3 pages.
631Supplemental Response for RE 41,294, filed Feb. 20, 2009, 13 pages.
632Supplemental Response for U.S. Patent No. 7,676,624, filed on Feb. 6, 2009, 13 pages.
633System 8000 Web Product Brief, Eversys Corporation, [retrieved on Oct. 22, 2009], Retrieved from the Internet: <URL: http://www.web.archive.org/web/1997052509465/www.eversys.com/Products/S8000/Brief/Index/htm, 6 pages.
634System 8000, Consolidated Network Server, Product Brief, Eversys Corporation, undated, 2 pages.
635System 8000, Consolidated Server, Presentation, Eversys Corporation, undated, 23 pages.
636The American Heritage Dictionary, pp. 536, 607 and 770, Dell Publishing, 1994, 5 pages.
637The New IEEE Standard Dictionary of Electrical and Electronics Terms, Fifth Ed., p. 1236, The Institute of Electrical and Electronics Engineers, Inc., 1993, 3 pages.
638Thoms, I., "IBM Hit with $9M Judgment in Server Patent Suit," Law360 [online], [retrieved on May 3, 2011], Retrieved from the Internet at <URL: http://www.law360.com/articles/229575/print?section=ip>, 2 pages.
639TIA/EIA (644) Standard Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits (Mar. 1996) (42 pp) (No. 118c.pdf).
640U.S. Appl. No. 11/545,056, filed Oct. 6, 2006, Chu.
641U.S. Appl. No. 12/322,858, filed Feb. 5, 2009, Chu.
642Video Electronics Standards Association (VESA), Plug and Display (P&D) Standard, P&D and Digital Transition Minimized Differential Signaling (TMDS) Video Transmission Overview, 1997, Version 1, Revision 0, pp. 13 & 31-34.
643Whitecross Data Exploration Configuration and Maintenance Manual. Draft. (Jul. 2000) (699 pp.) (No. 26e.pdf).
644Whitecross WX-DES Hardware Maintenance (2000) (284 pp) (No. 26g.pdf).
645Whitecross WX-DES Technical Overview (2000) (211 pp) (No. 26h.pdf).
646Williams, Dennis, "ChatCom Inc. Chatterbox", (Feb. 17, 1997) > downloaded from web on Jun. 23, 2004, 3 pgs.
647Williams, Dennis, "Consolidated Servers", (Feb. 17, 1997) > downloaded from web on Jun. 23, 2004, 2 pgs.
648Williams, Dennis, "Cubix Corp. ERS/FT II", (Feb. 17, 1997) > downloaded from web on Jun. 23, 2004, 4 pgs.
649Williams, Dennis, "EVERSYS Corp. System 8000", (Feb. 17, 1997) > downloaded from web on Jun. 22, 2004, 4 pgs.
650Williams, Dennis, "Executive Summary: Consolidate Now", (Feb. 17, 1997) > downloaded from web on Jun. 23, 2004, 2 pgs.
651Williams, Dennis, "Top ''Scores for Useability and Openness", (Feb. 17, 1997) > downloaded from web on Jun. 23, 2004, 2 pgs.
652Williams, Dennis, "ChatCom Inc. Chatterbox", (Feb. 17, 1997) <<http://www.lantimes.com/testing/97feb/702b066a.html>> downloaded from web on Jun. 23, 2004, 3 pgs.
653Williams, Dennis, "Consolidated Servers", (Feb. 17, 1997) <<http://www.lantimes.com/testing/97compare/pcconsol.html>> downloaded from web on Jun. 23, 2004, 2 pgs.
654Williams, Dennis, "Cubix Corp. ERS/FT II", (Feb. 17, 1997) <<http://www.lantimes.com/testing/97feb/702b068b.html>> downloaded from web on Jun. 23, 2004, 4 pgs.
655Williams, Dennis, "EVERSYS Corp. System 8000", (Feb. 17, 1997) <<http://www.lantimes.com/testing/97feb/702b070b.html>> downloaded from web on Jun. 22, 2004, 4 pgs.
656Williams, Dennis, "Executive Summary: Consolidate Now", (Feb. 17, 1997) <<http://www.lantimes.com/testing/97feb/702b064a.html>> downloaded from web on Jun. 23, 2004, 2 pgs.
657Williams, Dennis, "Top ″Scores for Useability and Openness", (Feb. 17, 1997) <<http://www.lantimes.com/testing/97feb/702b064a.html>> downloaded from web on Jun. 23, 2004, 2 pgs.
658Windows Magazine, "Cubix PowerSMP Series 4000", Nov. 1997, > downloaded from the web on Jun. 22, 2004, p. NT07.
659Windows Magazine, "Cubix PowerSMP Series 4000", Nov. 1997, <http://<www.techweb.com/winmag/library/1997/1101/ntent008.htm>> downloaded from the web on Jun. 22, 2004, p. NT07.
660World Wide System Price Guide, Network Engines, Inc., Sep. 26, 1997, 10 pages.
661Ziatech Corp. Industrial BIOS for CompacktPCI and STD 32 Systems Software Manual (Jul. 1998) (134 pp) No. 19h.pdf).
662Ziatech Corp. Press Release (Feb. 1996) (2 pp) (No. 19i.pdf).
663Ziatech Corp. System Designer's Guide: Hot Swap Capability on STD 32 Computers (Jan. 1996) (6 pp) (No. 19e.pdf).
664Ziatech Corp. ZT 8907 Product Description (1998) (4 pp) (No. 19b.pdf).
665Ziatech Corp. ZT 8908 Product Description (1998)+A249 (6 pp) (No. 19c.pdf).
666Ziatech Corp.System Designers Guide: Expanding STD Bus Performance Through Multiprocessing. (Apr. 1996) (6 pp.) (No. 19d.pdf).
667Ziatech Corporation, STD 32 zVID2 Local Bus Super VGA/FPD Adapter, Apr. 1996, 2 pages.
668Ziatech Corporation-Ketris9000 Product Manual (2000) (159 pp.) (No. 18.pdf).
669Ziatech, STD 32 Star System Product Description(6 pp) (No. 19a.pdf).
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8626977Jul 27, 2012Jan 7, 2014Acqis LlcComputer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits
US8671153Aug 19, 2011Mar 11, 2014Acqis LlcLow cost, high performance and high data throughput server blade
US8756359Jan 17, 2013Jun 17, 2014Acqis LlcComputer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits
USRE43602Nov 10, 2011Aug 21, 2012Acqis LlcData security method and device for computer modules
USRE44468Jul 30, 2012Aug 27, 2013Acqis LlcData security method and device for computer modules
USRE44654Oct 10, 2012Dec 17, 2013Acqis LlcData security method and device for computer modules
USRE44739May 21, 2013Jan 28, 2014Acqis LlcData security method and device for computer modules
USRE44933Sep 15, 2011Jun 3, 2014Acqis LlcPassword protected modular computer method and device
USRE45140Dec 17, 2013Sep 16, 2014Acqis LlcData security method and device for computer modules
Classifications
U.S. Classification726/2, 726/27, 726/36
International ClassificationG06F1/26, G06F21/00, G06F17/30
Cooperative ClassificationY10S707/99939, G06F21/71, G06F2221/2113
European ClassificationG06F21/71
Legal Events
DateCodeEventDescription
Nov 1, 2011ASAssignment
Owner name: ACQIS LLC, TEXAS
Effective date: 20111101
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACQIS TECHNOLOGY, INC.;REEL/FRAME:027154/0398
Sep 20, 2010ASAssignment
Effective date: 19990506
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHU, WILLIAM W.Y.;REEL/FRAME:025016/0080
Owner name: ACQIS TECHNOLOGY, INC., CALIFORNIA