Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUST944001 I4
Publication typeGrant
Publication dateMar 2, 1976
Filing dateSep 23, 1974
Priority dateJun 13, 1974
Publication numberUS T944001 I4, US T944001I4, US-I4-T944001, UST944001 I4, UST944001I4
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet

US T944001 I4
Images(10)
Previous page
Next page
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5113352 *Jun 20, 1989May 12, 1992Digital Equipment CorporationIntegrating the logical and physical design of electronically linked objects
US5187671 *Aug 24, 1990Feb 16, 1993Microelectronics And Computer Technology CorporationAutomated interconnect routing system
US5202840 *Dec 19, 1990Apr 13, 1993Vlsi Technology, Inc.Method for partitioning of connected circuit components before placement in one or more integrated circuits
US5229953 *Oct 12, 1990Jul 20, 1993Hitachi, Ltd.Method of and apparatus for assigning logic gates to a plurality of hardware components
US5251147 *Jun 20, 1989Oct 5, 1993Digital Equipment CorporationMinimizing the interconnection cost of electronically linked objects
US5282148 *May 23, 1989Jan 25, 1994Vlsi Technology, Inc.Method and apparatus for the design and fabrication of integrated circuits employing logic decomposition algorithms for the timing optimization of multilevel logic
US5406497 *Sep 5, 1990Apr 11, 1995Vlsi Technology, Inc.Methods of operating cell libraries and of realizing large scale integrated circuits using a programmed compiler including a cell library
US5416717 *Sep 4, 1990May 16, 1995Hitachi, Ltd.Circuit simulation method for a circuit realized by an LSI layout pattern based upon a circuit of a logic gate level realized by the layout pattern
US5461577 *Mar 3, 1992Oct 24, 1995Texas Instruments IncorporatedComprehensive logic circuit layout system
US6345378 *Mar 23, 1995Feb 5, 2002Lsi Logic CorporationSynthesis shell generation and use in ASIC design
Classifications
U.S. Classification716/123, 708/190, 716/124, 716/135
International ClassificationG06F17/50
Cooperative ClassificationG06F17/5072
European ClassificationG06F17/50L1