WO1993012539A1 - Thermal transfer posts for high density multichip substrates and formation method - Google Patents
Thermal transfer posts for high density multichip substrates and formation method Download PDFInfo
- Publication number
- WO1993012539A1 WO1993012539A1 PCT/US1992/011122 US9211122W WO9312539A1 WO 1993012539 A1 WO1993012539 A1 WO 1993012539A1 US 9211122 W US9211122 W US 9211122W WO 9312539 A1 WO9312539 A1 WO 9312539A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- metal
- post
- thermal
- vias
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
- H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0154—Polyimide
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/467—Adding a circuit layer by thin film methods
Definitions
- the present invention relates to methods for forming thermal transfer posts fo conducting heat between an integrated circuit chip mounted on and connected to a high densit interconnect substrate.
- Multi-layer thin film high density interconnect structures for interconnectin integrated circuit chips provide many apparent advantages to the electrical circuit designer. Th high density interconnects provide very tight packaging of the circuit chips with shorte external conductor paths and resultant improvements in signal path speeds. However, a interconnect path densities increase at the substrate, difficulties arise in conducting hea generated within the integrated circuit chip during its operation to the substrate (or to a meta plane formed on the substrate) from which it may then be carried away or dissipated by a hea sink, etc.
- High density interconnects are multi-layer, very fine feature printed circui boards which are typically fabricated by using techniques employed in the manufacture of the integrated circuit chips themselves.
- the interconnect structure wil include a substrate of thin film ceramic, crystalline silicon, or metal upon which multiple layers of thin film conductors are formed. The conductors within a particular layer, and the conductors from layer to layer, are separated by a polymer dielectric, such as polyimide. A continuous ground plane layer of metal is typically deposited onto a planarized thin fil substrate.
- alternating layers o polymer dielectric and thin film metal conductors are laid down (typically forming e.g. x- dimension signal plane layer, y-dimension signal plane layer, power plane layer and top metal layer).
- the metal conductors are conventionally patterned with photolithographic techniques including applying a metal plane, and then applying, patterning and developing a photoresist in order to pattern the metal plane.
- One increasingly popular form of high density interconnect structure is known as a multichip module.
- a multichip module is one form of hybrid circuit and comprises single substrate to which two or more integrated circuit chips are mounted and interconnected.
- the circuit chips In order to minimize the size of the module, it is desirable to mount the circuit chips on top o the multilayered support substrate in a manner wherein at least some of the signal and powe paths lie under the chips.
- heat generated by the integrated circuit chips is conducted out to and through the thin film substrate.
- the substrate also supports a multilayer structure which provides the electrical signals and power.
- This particular heat and electrical flow arrangement presents a difficult and hitherto costly challenge to the multichip module designer because of the nature of the dielectric insulation that is used to isolate the interconnect path conductors.
- a polymer such as polyimide is used as the insulating dielectric. Unfortunately, polymers are very poor thermal conductors.
- thermal conductor paths are provided through the multilayer interconnect to the substrate in order to provide requisite heat transfer through the non-conductive polyimide layers, these thermal conductor paths necessarily limit the signal routing channels otherwise available for conductive paths directly under the chip from which heat is being transferred.
- Thermal vias are typically used to conduct heat through the insulative layers of the high density interconnect directly under the integrated circuit chip.
- the effectiveness of a thermal via is dependent in large measure upon the type of via employed for thermal conduction.
- the thermal via is dependent upon the processing method employed to fabricate the multilayer thin film interconnect structure.
- the staggered conformal vias method relies upon patterning holes in the dielectric layer, followed by a metallization step over the exposed and patterned substrate and down into the dielectric holes to make the vertical interconnections or vias between adjacent metal layers.
- the vias formed by this process are conformal or "cup-like". These vias are conventionally used for electrical conduction, and they have likewise been used for thermal conduction as well.
- Figs. 1 and 2 illustrate in greatly enlarged, highly diagrammatic views a five conductor layer high density interconnect structure 10 formed in accordance with the prior art.
- the structure 10 includes a thin film substrate 12 which may be of ceramic, semiconductor grade crystalline silicon, or metal.
- a thin film ceramic substrate 12 is shown in Fig. 1. Alternating layers of polymer dielectric and metal conductors are formed on the substrate 12. There are five such layers shown in Fig. 1: a ground plane layer 14 formed directly upon the substrate 12, an X-dimension signals layer 16 above the ground plane 14, a y-dimension signals layer 18 above the X-dimension signals layer 16, a power plane layer 20, and a top metal layer 22.
- a thermally conductive cured epoxy layer 24 secures a semiconductor integrated circuit chip 26 to the top metal layer 22.
- a multilayer staggered conformal via formation 28 may be formed iteratively to provide a thermal conductor path from the chip 26 downwardly through each metal layer 22, 20 18, 16, 14 to the substrate 12.
- the metal layers are typically defined by the steps of depositing a thin film metal layer e.g. by sputter deposition, at a step 11.
- a resist layer is then coated (e.g. by spin coating) at a step 13.
- the coated resist is then exposed (patterned) at a step 15 and developed at a step 17 to expose portions of the metal layer to be removed.
- the metal layer is then patterned by etching e.g. with a wet chemical etch at a step 19, after which the resist residue is removed at a step 21.
- a subsequent layer of dielectric is then deposited at a step 23. Via openings are defined in the newly deposited layer at a step 25, and this process is then reiterated for the next metal layer at the step 11.
- Each metal layer is separated by a polymer dielectric which has been coated (e.g. by spin coating) and cured. Interconnections between the layers are thus accomplished by forming cup like conformal vias 30, 32 and 34, as described hereinabove.
- a principal drawback of the Figs.l - 3 approach for thermally connecting the chip 26 to the substrate 12 through the formation 28 is that the formation 28 is staggered; i,e, it requires considerable space at each metal layer in order to provide for a staggered connection to the layer above it, and to the layer below it, thereby encroaching into otherwise available routing channel space under the chip 26.
- Fig. 4 illustrates in cross section and greatly enlarged elevational view another typical five layer high density structure like the structure 10 shown in Fig. 1, except that a planarizing layer 27 of coated polymer material is placed on the substrate 12 and further thermally isolates it from the chip 26.
- a planarizing layer 27 of coated polymer material is placed on the substrate 12 and further thermally isolates it from the chip 26.
- no metal conductor direct thermal paths are provided from the chip 26 to the substrate 12, and this prior approach accordingly represents a least desired approach for transferring heat from the chip 26 to the substrate 12.
- heat from a multichip module is typically dissipated to the ambient by a convection heat sink 36 attached to the underside of the substrate 5 12.
- a convection heat sink 36 attached to the underside of the substrate 5 12.
- One prior approach to improve thermal conductivity between the chip 26 and the ambient is simply to define a well 40 through a high density interconnect structure 42 to enable the integrated circuit die 26 to be mounted in direct thermal contact with a heat sink 36, as shown in Fig. 5. It is manifestly evident that the drawback presented by the Fig. 5 approach is the total elimination of any conductive layer routing channel paths extending directly beneath the l o chip 26. With the Fig.5 approach, all of the signal and power paths must be routed completely around the well 40, thereby greatly extending the required size of the multi-chip module 42 for a given number of interconnect paths.
- FIG.6 Another approach found in the prior art is to provide a thermal well extending through all of the high density interconnect metal and dielectric layers to the substrate 12.
- This 5 approach is illustrated in Fig.6 wherein the high density interconnect layers 44 are interrupted by a well 46 which extends to the substrate 12.
- the integrated circuit chip or die 26 is mounted in the well 46.
- the Fig. 6 approach eliminates all interconnects from being directly under the chip 26 and likewise requires a much larger multi-chip module for a given functionality.
- a high density interconnect 44 defining a partial thermal weE 48 is shown in
- the integrated circuit chip 26 is attached to the power plane layer 20 by a thermally conductive epoxy layer 24. While moderate heat loads may be transferred to the substrate by thermal conduction, heat transfer remains inefficient with this approach.
- the Fig. 8 plan view illustrates a prior approach employing via island arrays 50 5 of blind staggered thermal conduction vias, such as the via structure 28 of Figs. 1 and 2. These arrays 50 provide some further improvement in heat transfer between the chip 26 and the substrate 12 while leaving some room for conductive traces at the X-dimension level 16 and y- dimension level 18.
- the fact that the thermal path of each structure 28 is staggered from layer to layer limits the practical density of the vias within the island arrays 50 and o therefore the amount of heat that may be conducted directly to the substrate.
- the second or post-plate-up vias method relies upon e.g. an iterative electroplating process in order to plate up conductors as solid posts at locations defined by a temporary photoresist pattern at each layer.
- the problem with forming post-plate-up vias on a step by step basis is that this process requires a number of separate steps at each layer.
- a metallization planar layer is formed.
- the metallization layer is then coated with a photoresist.
- the photoresist is then patterned and selectively removed along with the underlying metal, leaving metal post plateaus.
- a polyimide is then coated onto the structure to fill in the voids between the metal post plateaus, and usually overcoats the plateaus as well. Any overcoat must then be removed by micromachining techniques, such as a lapping process which removes several microns of the polyimide overcoat, or a gross plasma etch system which burns off a requisite depth of the polyimide overcoat. Irrespective of the removal technique, the top surface of the metal post must be exposed before the next layer may be formed by plating-up from that surface.
- the iterative post via process of the prior art begins at each metal layer with a metal deposition step 31.
- a photoresist is then coated onto the metal layer at a step 33.
- the resist is then selectively exposed to light energy at a step 35, and developed chemically at a step 37.
- Metal is then plated upon the developed resist at a step 39.
- Resist is then coated upon the plated metal at a step 41 and exposed at a step 43.
- the resist is then developed at a step 45, and an increment of the metal post is plated at a step 47.
- the resist is then stripped away at a step 49.
- the field metal is then etched away at an etch step 51.
- Dielectric is then coated onto the resultant structure at a step 53, and is then lapped or etched at a step 55. This process then repeats at the next metal layer to be defined.
- the prior layer-by-layer process steps while effective in forming vertical posts, are very time consuming and expensive.
- the solid thermal post via is superior in performance to the conformal via, due to the direct thermal path available to conduct the heat away from the semiconductor die and through to the substrate (or to a metal plane adjacent to the substrate).
- the superior thermal conductivity of the solid post via permits higher routing channel densities under the chip without sacrificing thermal performance of the high density interconnect structure.
- the drawback of this prior approach namely the complexity, time and costs associated with the additional process steps required, to form the solid post thermal vias, limits its attractiveness as an approach for realization of a low cost high density interconnect structure.
- a general object of the present invention is to provide a new method for forming thermal transfer post vias in a high density interconnect structure in a manner which overcomes limitations and drawbacks of the prior art.
- Another object of the present invention is to provide a method for forming thermal post vias in a high density interconnect structure in a manner which reduces the number of process steps required.
- a further object of the present invention is to provide a last-process-step method for forming thermal post vias as a final operation in a fabrication process for forming high density interconnects.
- One more object of the present invention is to provide a method for defining a hole through a multiple layer high density interconnect structure after it has been formed and build up a metal post thermal via in the hole, thereby to realize improved thermal conductivity between an integrated circuit chip and a high density interconnect substrate.
- Yet another object of the present invention is to provide a simplified and more reliable, lower cost method for forming a solid heat transfer post via within a high density interconnect which maximizes adjacent room for signal paths while still providing for efficient, effective heat transfer from a connected and operating integrated circuit chip to an underlying support substrate and an associated thermal sump.
- a simplified, non- iterative method for forming thermal post vias within a formed multi-layer, high density interconnect including a base and plural layers of metal conductors separated by dielectric material.
- the method essentially comprises the steps of: removing in a single step dielectric material at predetermined sites of the thermal post vias to define substantially cylindrical post holes, and forming the thermal post vias by emplacing conductor material, such as metal, into the post holes so that the material fully occupies and fills up the holes.
- the step of forming the thermal post vias is carried out by a single metal plating process step, such as electroplating, or electroless plating accompanied by the step of chemically charging the hole prior to electroless plating up of the post vias.
- the step of forming the thermal post vias is carried out by the steps of depositing, e.g. by sputtering, a metal coating upon exposed walls defining said post holes to form plated holes, and placing a metal in a liquified state, such as a suitably heated solder alloy, into the plated holes, and then permitting the metal to solidify.
- the step of removing in a single step dielectric material at predetermined sites of the thermal post vias to define substantially 5 cylindrical post holes is extended to a ground plane metal layer formed upon the base, and a further step is carried out for undercutting the ground plane metal layer to define a widened space prior to the step of forming the metal post vias, so that the metal occupying the widened space anchors the metal post via within the multi-layer formation.
- the step of forming the metal l o post vias further comprises forming domes at upper ends thereof, domes for aiding removal of voids in a die-attach medium when an integrated circuit die is attached to the module over the thermal post vias.
- the step of removing in a single step dielectric material at predetermined sites of the thermal post vias is carried out at plural
- FIG. 1 is a greatly enlarged sectional view of a a portion of a prior art integrated circuit interconnect structure, showing how blind staggered electrical vias for interconnecting traces at separated layers of the interconnect structure may be employed as thermal vias.
- Fig. 2 is an orthogonal diagrammatic view of a portion of the Fig. 1 prior art interconnect structure, showing four conductive layers interconnected together by three cup- 0 shaped blind staggered vias.
- Fig. 3 is a process flow diagram of an iterative cup via formation process in accordance with the prior art.
- Fig. 4 is a greatly enlarged sectional view of a portion of a typical prior art five layer high density interconnect routing configuration.
- Fig. 5 is a greatly enlarged sectional view of a portion of a prior art high density interconnect having a thermal cut out area so that the integrated circuit die may be attached directly to a heat sink for thermal sumping.
- Fig.6 is a greatly enlarged sectional view of a portion of a prior art high density interconnect including a thermal well for mounting the IC die.
- Fig. 7 is a slightly modified prior art example of the Fig. 6 thermal well, showing a partial thermal well.
- Fig. 8 is a greatly enlarged top plan view of a die attach region of a prior art high density interconnect, showing nine regularly spaced thermal via islands (which may be of the blind staggered via or of the post plate up via types) which permit some signal routing channels to exist between the islands.
- Fig. 9 is a process flow diagram of an iterative plate-up post vias formation process of the prior art.
- Fig. 10 is a greatly enlarged sectional view of a five layer multi-layer interconnect module supported on a base, formed in accordance with principles of the present invention.
- Fig.11 illustrates a drilling process by which e.g. four post holes are formed through the multiple layers of the Fig. 10 module, also in accordance with principles of the present invention.
- Fig. 12 illustrates an etch-back process by which a region in a base metal layer is etched back to form an enlarged and reverse chamfered annular space at the base of each post hole, in accordance with principles of the present invention.
- Fig. 13 illustrates a final-process-step post plate-up of solid metal post vias in the Fig. 12 post holes in accordance with principles of the present invention.
- Fig. 14 illustrates a final assembly step by which an integrated circuit chip is attached to the module over the Fig. 13 metal post vias with a suitable die attach material.
- Fig. 15 is a process flow diagram showing the simplified process for forming thermal transfer posts in accordance with the present invention.
- Figs. 10 through 15 illustrate a presently preferred method for forming thermal post vias in a multi-chip module 60 employing high density interconnect techniques and structural features.
- a thin film alumina ceramic or silicon substrate 62 of the module includes a ground plane metallization layer 64 deposited directly thereon, as by vacuum sputtering techniques, for example.
- a dielectric coating layer 66 e.g. of polyimide, is coated on top of the ground plane layer, and an x-dimension metallization layer 68 is then deposited and patterned by a photolithographic process as described above.
- a second dielectric layer 70 is then coated on top of the layer 68, and a Y-dimension metallization layer 72 is formed on top of the layer 70 and patterned.
- Layers 74, 76; 78 and 80 are subsequently formed to complete the five layer module 60.
- a mask 82 is placed over the module 60, and energy 90 from a suitable source 88 is directed downwardly through the mask 82 to form holes 84 extending through the polyimide layers 78, 74, 70 and 66 and passing by the spaced away metal layers 80, 76, 72 and 68.
- the energy 90 is selected to be such that it does not penetrate the bottom ground plane layer 64.
- the energy 90 may be coherent light energy generated by a laser, such as an excimer laser which puts out energy particularly effective in ablating polyimide, for example.
- Other micro-drilling techniques may be employed to form the holes 84 through the insulating dielectric material.
- an etch back step may be employed to etch back the ground plane layer 64 at the vicinity of each hole 84, leaving behind an enlarged annular etch back space 92 with e.g. a slightly chamfered contour.
- solid metal posts 96 are plated up in a single plating operation by conventional techniques.
- an electroplating operation is carried out by applying a plating bias current between the metal ground plane layer 64 and a source feeding free metal ions into a plating bath and into the holes 84.
- An electroless plating operation may also be employed by chemically activating the structure defining the holes 84, however the quality of metal resulting from electroless plating is not as good as that achievable with electroplating.
- domes 98 are preferably formed at the upper ends of the posts 96. These domes 98 extend over the adjacent polyimide and cooperate with the metal filling the enlarged chamfered regions 94 so as to secure the posts 96 in place. They also perform an important additional function of minimizing voids (bubbles) in a die attach epoxy layer 100. As seen in Fig. 14, the die attach layer 100 is used to secure an integrated circuit die 102 at the top of the now-completed module 60.
- the domes 98 displace the die attach epoxy layer 100 in regions directly adjacent to the bottom surface of the chip 102, thereby reducing the amount of die attach material between the thermal posts and the chip 102 and increasing thermal transfer efficiency in the event that the die attach material is thermally insulative rather than thermally conductive. Because of the domes 98, any bubbles or voids in the die attach layer 100 are most likely displaced at the regions of the domes 98 and do not interfere with efficient thermal transfer.
- a thin metal coating may be formed on the sidewalls by sputter deposition.
- a suitable metal solder may then be placed into the plated hole to fill it.
- the highly efficient solid post thermal vias 96 may be placed in thermal via islands as shown in Fig. 8, thereby increasing the space under the integrated circuit die for routing channels.
- the advantages of the present method become readily apparent when it is realized that instead of iterative, multi-step processes as previously required, the present invention requires only two steps. These steps are shown in Fig. 15. After formation of the multi-chip module with its multiple layers, the first step is to define the holes by a suitable drilling or other known method at a step 103. Then, the posts are plated up in a single process step 105 to complete the formation.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP93901936A EP0617842A1 (en) | 1991-12-19 | 1992-12-18 | Thermal transfer posts for high density multichip substrates and formation method |
JP5511212A JPH07502378A (en) | 1991-12-19 | 1992-12-18 | Heat transfer post and forming method for high-density multi-chip substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/810,224 US5214000A (en) | 1991-12-19 | 1991-12-19 | Thermal transfer posts for high density multichip substrates and formation method |
US07/810,224 | 1991-12-19 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1993012539A1 true WO1993012539A1 (en) | 1993-06-24 |
Family
ID=25203309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1992/011122 WO1993012539A1 (en) | 1991-12-19 | 1992-12-18 | Thermal transfer posts for high density multichip substrates and formation method |
Country Status (5)
Country | Link |
---|---|
US (1) | US5214000A (en) |
EP (1) | EP0617842A1 (en) |
JP (1) | JPH07502378A (en) |
CA (1) | CA2126189A1 (en) |
WO (1) | WO1993012539A1 (en) |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5930117A (en) * | 1996-05-07 | 1999-07-27 | Sheldahl, Inc. | Heat sink structure comprising a microarray of thermal metal heat channels or vias in a polymeric or film layer |
JP3701138B2 (en) * | 1999-04-23 | 2005-09-28 | 松下電器産業株式会社 | Manufacturing method of electronic parts |
US6462950B1 (en) * | 2000-11-29 | 2002-10-08 | Nokia Mobile Phones Ltd. | Stacked power amplifier module |
DE102005013762C5 (en) | 2005-03-22 | 2012-12-20 | Sew-Eurodrive Gmbh & Co. Kg | Electronic device and method for determining the temperature of a power semiconductor |
TWI333817B (en) * | 2006-08-18 | 2010-11-21 | Advanced Semiconductor Eng | A substrate having blind hole and the method for forming the blind hole |
US7834447B2 (en) * | 2007-05-22 | 2010-11-16 | Centipede Systems, Inc. | Compliant thermal contactor |
US7719816B2 (en) | 2007-05-22 | 2010-05-18 | Centipede Systems, Inc. | Compliant thermal contactor |
US7821796B2 (en) | 2008-01-17 | 2010-10-26 | International Business Machines Corporation | Reference plane voids with strip segment for improving transmission line integrity over vias |
US8166650B2 (en) * | 2008-05-30 | 2012-05-01 | Steering Solutions IP Holding Company | Method of manufacturing a printed circuit board |
TWI347810B (en) * | 2008-10-03 | 2011-08-21 | Po Ju Chou | A method for manufacturing a flexible pcb and the structure of the flexible pcb |
US8481425B2 (en) | 2011-05-16 | 2013-07-09 | United Microelectronics Corp. | Method for fabricating through-silicon via structure |
US8822336B2 (en) | 2011-06-16 | 2014-09-02 | United Microelectronics Corp. | Through-silicon via forming method |
US8828745B2 (en) | 2011-07-06 | 2014-09-09 | United Microelectronics Corp. | Method for manufacturing through-silicon via |
US8518823B2 (en) | 2011-12-23 | 2013-08-27 | United Microelectronics Corp. | Through silicon via and method of forming the same |
US8609529B2 (en) | 2012-02-01 | 2013-12-17 | United Microelectronics Corp. | Fabrication method and structure of through silicon via |
US8691600B2 (en) | 2012-05-02 | 2014-04-08 | United Microelectronics Corp. | Method for testing through-silicon-via (TSV) structures |
US8691688B2 (en) | 2012-06-18 | 2014-04-08 | United Microelectronics Corp. | Method of manufacturing semiconductor structure |
US9275933B2 (en) | 2012-06-19 | 2016-03-01 | United Microelectronics Corp. | Semiconductor device |
US8900996B2 (en) | 2012-06-21 | 2014-12-02 | United Microelectronics Corp. | Through silicon via structure and method of fabricating the same |
US8525296B1 (en) | 2012-06-26 | 2013-09-03 | United Microelectronics Corp. | Capacitor structure and method of forming the same |
US8912844B2 (en) | 2012-10-09 | 2014-12-16 | United Microelectronics Corp. | Semiconductor structure and method for reducing noise therein |
US9035457B2 (en) | 2012-11-29 | 2015-05-19 | United Microelectronics Corp. | Substrate with integrated passive devices and method of manufacturing the same |
US8716104B1 (en) | 2012-12-20 | 2014-05-06 | United Microelectronics Corp. | Method of fabricating isolation structure |
US8884398B2 (en) | 2013-04-01 | 2014-11-11 | United Microelectronics Corp. | Anti-fuse structure and programming method thereof |
US9287173B2 (en) | 2013-05-23 | 2016-03-15 | United Microelectronics Corp. | Through silicon via and process thereof |
US9123730B2 (en) | 2013-07-11 | 2015-09-01 | United Microelectronics Corp. | Semiconductor device having through silicon trench shielding structure surrounding RF circuit |
US9024416B2 (en) | 2013-08-12 | 2015-05-05 | United Microelectronics Corp. | Semiconductor structure |
US8916471B1 (en) | 2013-08-26 | 2014-12-23 | United Microelectronics Corp. | Method for forming semiconductor structure having through silicon via for signal and shielding structure |
US9048223B2 (en) | 2013-09-03 | 2015-06-02 | United Microelectronics Corp. | Package structure having silicon through vias connected to ground potential |
US9117804B2 (en) | 2013-09-13 | 2015-08-25 | United Microelectronics Corporation | Interposer structure and manufacturing method thereof |
US9343359B2 (en) | 2013-12-25 | 2016-05-17 | United Microelectronics Corp. | Integrated structure and method for fabricating the same |
US10340203B2 (en) | 2014-02-07 | 2019-07-02 | United Microelectronics Corp. | Semiconductor structure with through silicon via and method for fabricating and testing the same |
US9472483B2 (en) | 2014-12-17 | 2016-10-18 | International Business Machines Corporation | Integrated circuit cooling apparatus |
US10653332B2 (en) | 2015-07-17 | 2020-05-19 | Mc10, Inc. | Conductive stiffener, method of making a conductive stiffener, and conductive adhesive and encapsulation layers |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3115017A1 (en) * | 1981-04-14 | 1982-11-04 | Blaupunkt-Werke Gmbh, 3200 Hildesheim | Electronic components |
EP0260857A2 (en) * | 1986-09-08 | 1988-03-23 | Nec Corporation | Multilayer wiring substrate |
EP0263222A1 (en) * | 1986-10-08 | 1988-04-13 | International Business Machines Corporation | Method of forming solder terminals for a pinless ceramic module |
EP0428086A2 (en) * | 1989-11-13 | 1991-05-22 | Sumitomo Electric Industries, Ltd. | Method of manufacturing a ceramic circuit board |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5063175A (en) * | 1986-09-30 | 1991-11-05 | North American Philips Corp., Signetics Division | Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material |
JPS6457789A (en) * | 1987-08-28 | 1989-03-06 | Mitsubishi Electric Corp | Electronic component mounting structure |
US4803450A (en) * | 1987-12-14 | 1989-02-07 | General Electric Company | Multilayer circuit board fabricated from silicon |
US5106461A (en) * | 1989-04-04 | 1992-04-21 | Massachusetts Institute Of Technology | High-density, multi-level interconnects, flex circuits, and tape for tab |
JP2567952B2 (en) * | 1989-09-05 | 1996-12-25 | 株式会社日立製作所 | LSI repair wiring method |
US5102829A (en) * | 1991-07-22 | 1992-04-07 | At&T Bell Laboratories | Plastic pin grid array package |
-
1991
- 1991-12-19 US US07/810,224 patent/US5214000A/en not_active Expired - Lifetime
-
1992
- 1992-12-18 EP EP93901936A patent/EP0617842A1/en not_active Withdrawn
- 1992-12-18 CA CA002126189A patent/CA2126189A1/en not_active Abandoned
- 1992-12-18 WO PCT/US1992/011122 patent/WO1993012539A1/en not_active Application Discontinuation
- 1992-12-18 JP JP5511212A patent/JPH07502378A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3115017A1 (en) * | 1981-04-14 | 1982-11-04 | Blaupunkt-Werke Gmbh, 3200 Hildesheim | Electronic components |
EP0260857A2 (en) * | 1986-09-08 | 1988-03-23 | Nec Corporation | Multilayer wiring substrate |
EP0263222A1 (en) * | 1986-10-08 | 1988-04-13 | International Business Machines Corporation | Method of forming solder terminals for a pinless ceramic module |
EP0428086A2 (en) * | 1989-11-13 | 1991-05-22 | Sumitomo Electric Industries, Ltd. | Method of manufacturing a ceramic circuit board |
Also Published As
Publication number | Publication date |
---|---|
EP0617842A1 (en) | 1994-10-05 |
CA2126189A1 (en) | 1993-06-24 |
US5214000A (en) | 1993-05-25 |
JPH07502378A (en) | 1995-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5214000A (en) | Thermal transfer posts for high density multichip substrates and formation method | |
US5774340A (en) | Planar redistribution structure and printed wiring device | |
US6262376B1 (en) | Chip carrier substrate | |
US4692839A (en) | Multiple chip interconnection system and package | |
US5306670A (en) | Multi-chip integrated circuit module and method for fabrication thereof | |
US6400573B1 (en) | Multi-chip integrated circuit module | |
US7420127B2 (en) | Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate | |
JP3359865B2 (en) | Electronic interconnect structure and method for manufacturing the same | |
US5436411A (en) | Fabrication of substrates for multi-chip modules | |
US5552633A (en) | Three-dimensional multimodule HDI arrays with heat spreading | |
WO2009023284A2 (en) | Interconnection element with plated posts formed on mandrel | |
US6262478B1 (en) | Electronic interconnect structure and method for manufacturing it | |
JPH077134A (en) | Integrated circuit module | |
US5724727A (en) | Method of forming electronic component | |
JP3953122B2 (en) | Circuit card and manufacturing method thereof | |
US9824977B2 (en) | Semiconductor packages and methods of forming the same | |
JPH0325021B2 (en) | ||
US20020048927A1 (en) | Embedded capacitor multi-chip modules | |
US6207354B1 (en) | Method of making an organic chip carrier package | |
US8008134B2 (en) | Large substrate structural vias | |
EP1093163B1 (en) | Electronic interconnect structure | |
Eichelberger et al. | High-density interconnects for electronic packaging | |
KR20220142526A (en) | Multilayer substrate and method for manufacturing the same | |
WO1994017549A1 (en) | Off-chip conductor structure and fabrication method for large integrated microcircuits | |
IL189303A (en) | Chip carrier substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1993901936 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2126189 Country of ref document: CA |
|
WWP | Wipo information: published in national office |
Ref document number: 1993901936 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1993901936 Country of ref document: EP |