WO1995033208A1 - Digital force balanced instrument - Google Patents
Digital force balanced instrument Download PDFInfo
- Publication number
- WO1995033208A1 WO1995033208A1 PCT/US1995/006896 US9506896W WO9533208A1 WO 1995033208 A1 WO1995033208 A1 WO 1995033208A1 US 9506896 W US9506896 W US 9506896W WO 9533208 A1 WO9533208 A1 WO 9533208A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- proofmass
- signal
- instrument
- digital
- plates
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
- G01P15/00—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration
- G01P15/02—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses
- G01P15/08—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values
- G01P15/13—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values by measuring the force required to restore a proofmass subjected to inertial forces to a null position
- G01P15/131—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values by measuring the force required to restore a proofmass subjected to inertial forces to a null position with electrostatic counterbalancing means
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
- G01P15/00—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration
- G01P15/02—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses
- G01P15/08—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values
- G01P15/125—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration by making use of inertia forces using solid seismic masses with conversion into electric or magnetic values by capacitive pick-up
Definitions
- the present invention relates to instruments. More precisely, the present invention relates to a digital force balanced instrument that incorporates a directly digital electrostatic forcer with servo loop plates charged by a digital feedback loop.
- Precise instruments such as accelerometers are used in a variety of applications, such as in measuring the acceleration or deceleration of a ship, missile, or airplane.
- a conventional accelerometer uses a pendulum type transducer in which acceleration is detected by noting the displacement of the pendulum.
- a force is applied to the pendulum, generally by an electromagnetic field, in order to force the pendulum back to its initial, pre-displacement position. By detecting the current required to generate the electromagnetic field, one could determine the acceleration.
- a more recent accelerometer design relies on a movable, silicon electrode that is positioned between two fixed electrodes while cantilevered to a silicon base. The movable electrode is spaced apart from two fixed electrodes. The entire structure is sandwiched within a glass shell and electrically connected to monitoring circuitry.
- U.S. Patent No. 5,142,921 to Stewart et al. discloses a force balanced instrument with electrostatic charge control. More precisely, the invention is directed to a force balanced instrument employing a pendulous mass having combined electrostatic pickoff and forcing plates on opposite sides thereof.
- the operative principle in the instrument dictates that the resulting force is proportional to the square of the applied voltage.
- This principle known as the square law, necessitates use of a microprocessor to take the square root of the voltage in order to obtain the force. This is a relatively complicated and expensive method, and is inherently non-linear.
- Potential error sources include numeric round-off in the square root routine or look-up tables of any software used.
- any rounding or time- constant associated with the application of a voltage pulse exhibits different force weight with different pulse heights.
- Another method of linear force balance is achieved by controlling the duty cycle so that the difference in duration between each of the parts of a full cycle is a linear measurement of acceleration.
- One drawback to this approach is that it tends to use maximum allowable voltage at all times, such that there is a tendency to suddenly move the proofmass in opposite directions. This is commonly referred to as "pinging.”
- pinging For good bias stability, the application of a large force to the proofmass is to be avoided when only a small force is needed to return the proofmass to the null position. With a large force applied to the proofmass, the electrostatic negative spring rate problems increase, and temperature-dependant non-linearities become worse.
- One approach to overcoming such pinging problems is to use a high speed clock for fine resolution; however, for many applications, that approach causes an unacceptable increase in the power demand.
- an object of the present invention digital instrument to provide an output digital code that is directly linear with input force. It is another object of the present invention to not require square or square-rooting in order to obtain force balancing data. It is yet another object of the present invention to provide voltage driven plates, with negligible sensitivity to stray capacitance. It is still yet another object of the present invention to not require an op amp or analog stages in the force balancing output. It is another object of the present invention to employ simplified circuitry; i.e., quantization performed by an A/D converter available as one chip. It is also an object that the present invention instrument should have low applied force near zero g, which should result in good bias performance at low g inputs.
- the present invention in a preferred embodiment provides a digital force balanced instrument, an accelerometer in this instance, that comprises a semiconductor proofmass electrode generating an analog output signal.
- the proofmass is surrounded by a semiconductor substrate base.
- a hinge supporting the proofmass on the surrounding substrate holds the proofmass in a cantilevered position. Gaps are located between the proofmass and surrounding substrate.
- a network of electrostatic plates is disposed in a symmetrical array on the surrounding substrate, on opposite sides of the proofmass. Ideally, the plates are arranged about the dynamic centroid of the proofmass electrode to distribute the electrostatic charge at strategic locations.
- a pickoff voltage oscillator is connected to the electrostatic plates, which induces a signal in the proofmass. This signal is amplified by an amplifier connected to the proofmass.
- a demodulator connected to the amplifier demodulates the analog output signal, and feeds the output to an integrator, which smoothes the analog output signal, and outputs a restore signal having an amplitude indicative of the force required to prevent displacement of the proofmass.
- An analog to digital converter receives the restore signal and provides a digital output signal representative of the amplitude of the restore signal, which is then held in a plurality of latches corresponding to the electrostatic plates.
- Each latch selectively provides an output control signal in accordance with the digital output signal to FET switches connected to each corresponding electrostatic plate.
- the FET switches activate or ground the corresponding electrostatic plates in accordance with the latch output signal.
- the electrostatic plates once activated, generate an electrostatic field that restores the proofmass to an initial position.
- the digital output signal of the present invention is therefore linear with the input force. Hence, a square law solving microprocessor is not needed, and the associated expense and complications are eliminated.
- Fig. 1 provides a general schematic overview of a preferred embodiment of the present invention, showing the accelerometer and associated feedback loop circuitry.
- Figs. 2 and 2A provide a plan view and a magnified plan view, respectively, of a preferred embodiment arrangement of the electrostatic plates disposed on the surrounding substrate.
- Fig. 3 is a plan view of an alternative embodiment of the present invention with the electrostatic plates.
- Fig. 4 is a schematic of a pattern defining cells and arrays.
- Fig. 5 shows details of the conductors and enlarges a part of Fig. 2.
- the present invention is directed to a digital force balanced instrument with a feedback loop.
- the underlying principle behind the present invention instrument is described as follows.
- A represents the charged area on the electrode; e 0 is the permittivity of free space; ande x is the relative permittivity of the gap between the forcing electrode and the proofmass.
- Fig. 1 is a schematic overview of a preferred embodiment of the present invention.
- the preferred embodiment of the present invention instrument is directed to an accelerometer 10 that employs multiple electrodes 14, 16 on either side of the proofmass 12, wherein each electrode 14, 16 is divided into cells of binarily weighted areas. As seen here, once an inertial force is encountered by the accelerometer 10, the proofmass 12 moves and produces a change in the electric field generated by the plates of the electrodes 14, 16.
- Fig. 2 is a plan view of a preferred embodiment instrument having plates 40 disposed on the substrate surfaces opposing (e.g., above and below) the proofmass 42.
- the plates may be disposed on the proofmass as well.
- a constant voltage is switched onto each plate 40 in response to a binary code as required to generate a force that will most closely approximate the input force. Since voltage V is a constant, the accelerometer 10 is operated at one point on the square-law curve with a constant force per unit area. By successively switching unit areas defined by the number of activated plates, when grouped together called cells, off and on in multiples of two at a constant voltage, sufficient numbers of cells are energized and generate an electric field that returns the proofmass 12 to the null position.
- a "cell,” as explained above, is a unit area of an electrode disposed on a substrate or, in the alternative embodiment, the proofmass. When a constant voltage is applied to one of such unit areas, the cell creates a least significant bit of force to the proofmass.
- Fig. 4 shows an electrode layout with a smaller arrangement of cells to facilitate explanation. Specifically, Fig. 4 shows one cell or unit area #1, which is a one-bit array. That first square cell #1 has an area of one least significant bit, and is centered on both the x and y axes. This is a one bit cell #1.
- Two sets of cells having the same number of cells in each set form an "array" of cells.
- the combined arrays of cells on the substrate form a "pattern" of cells on the entire substrate.
- the two adjacent cells #2 form a two-bit array. These two cells #2 are centered on the x axis and are symmetrical to the left and right of the first cell #1.
- Each of the two cells #2 has a one bit area value, such that when both cells #2 are energized, they represent the two bit value.
- a four bit array which includes four cells #3 each of one bit area value.
- the four bit array is comprised of two cells #3 to the left of the left second cell #2, and two cells #3 to the right of the right second cell #2. Together these four, one-bit cells #3 represent a four bit value array.
- the one bit cell has four sections #4, each of which is about one- quarter bit in value. So in the more complex embodiment of Figs. 2 and 2A, four one-quarter bit sections #4 form the one bit cell.
- the next sections are for the two-bit value array each includes four, one-quarter-bit sections #8.
- the next sections are for the four-bit value #16, comprising sixteen one-quarter bit section #16.
- a "set" of cells includes a selected number "S" of cells which are to be energized together during any given time interval.
- the number S of cells to be energized is "one" for one bit since the one cell #1 is of one bit value.
- the number S of cells to be energized is "one" for one bit since the one cell #1 is of one bit value.
- the two #2 cells are energized such that S is two.
- the four #3 cells shown in Fig. 4 are energized, and the number S is thus four.
- successive sets have binary multiples of value; e.g., 1, 2, 4, 8, 16, 32, 64, etc. Figs.
- S is one for the one bit cell, but the one bit cell has four sections #4.
- the next two outer cells are energized such that S is two, but each of these cells has four sections #8 so that eight sections are energized.
- the cells of one set are electrically insulated from the cells of another set.
- One such set is on each side of the centroid of the electrode. This is shown in Fig. 5, which is an enlarge, partial view of Fig. 2.
- the one-bit cell #1 has been omitted from the drawing for clarity.
- the interconnection, or intra-cell conductors 44 are shown.
- the four- bit array comprised of four one-bit cells #3 are interconnected.
- a bus 46 and a primary conductor 48 are the main paths for signal input/output for each set of cells.
- the intra-cell conductors 44 electrically interconnecting the sections of one cell. Accordingly, it should be clear the sequence at which the exemplary embodiment energizes cells in order to force the proofmass 12 to its null position after being displaced.
- trim conductor are shown in Fig. 2 , and are connected to various cells. The trim conductors are at a particular location. Next, lead ends are shown, but these are not trimmed.
- Fig. 2 there is a dashed line shown opposite to the hinge.
- the dashed line denotes the end of the proofmass such that the inter-set conductor shown in solid line does not have any force effect on the proofmass.
- the sets which form a particular array are positioned on the substrate symmetrically relative to an orthogonal axis system (x and y axes) , with one set on one side of the y axis, and the other set on the other side of the y axis, and wherein each set is symmetrical relative to the x axis.
- the factors include: (1) efficient use of the wafer area; and (2) having the torque applied by the electrode to the proofmass be neutral around each of the x and y axes. This is achieved by disposing all sections symmetrically about the x and y axes.
- the four, eight, and sixteen bit arrays have cells in a "C” or reverse "C" shape for symmetry.
- the electrode 14, 16 layout is composed of the individual cells of area described above. This is done in order to maintain a constant "undercutting periphery" to "enclosed area” ratio, which will be required to accurately photolithographically pattern and etch metallization of the electrodes.
- the electrode pattern has its area centroid 18 located above the proofmass 12 center of mass or center of percussion (as desired) of the proofmass and is symmetrical about a pendulous axis.
- the power of binary scaling of the electrode areas is very desirable for direct interfacing to digital computer systems as parallel binary bytes or words.
- the resolution of this technique for long measurement times is not limited simply to the number of bits of resolution of the electrodes, since changes smaller than the least significant bit can be represented by dithering between the different binary codes in successive time periods.
- the loop is typically updated at ten kHz.
- the proofmass 12 and the opposing, surrounding substrate are made from a semiconductor material.
- the electrode surfaces are preferably made of Pyrex glass deposited with thin-metal film.
- Fig. 1 shows how a digital feedback loop using the electrode plate pattern illustrated in Figs. 2, 2A and 3 would operate.
- the accelerometer 10 is shown schematically with six electrodes 14, 16 on each side of the proofmass, representing the binary ratioed electrode areas. For ease of explanation, six plates are shown. These plates 16 are switched to ground or to a constant reference voltage by FET switches 22, 24 in response to a digital code provided by the feedback loop. There can be fewer or more than the six plates shown. The issue as to how many cells to have is one of practicality.
- Factors include: (a) the cell size, as such; (b) the substrate area size, as such; (c) the desired line width of a conductor (in microns) ; and (d) keeping an RC time constant of one array the same as an RC time constant of every other array.
- a pickoff oscillator 20 supplies a time varying reference signal to the electrode plates 16.
- the pickoff oscillator 20 is used to provide an initial start position (i.e., pickoff null position) of the proofmass 12.
- the oscillator 20 is represented as a conventional oscillator, typically operating at about 100 mV at 250 kHz.
- the oscillator 20 is capacitively coupled into one or all of the plates 16 on each side so as not to interfere with the DC elements generated by the feedback loop, described below.
- the electric field generated by the pickoff signal on electrode plates 16 induces an analog signal in the proofmass 12.
- the signal is amplified by an AC amplifier 26, known in the art.
- a phase sensitive demodulator 28 removes a carrier portion of the analog signal originating from the pickoff oscillator 20, and recovers the proofmass 12 position. At this stage, the signal may be optionally rectified. The output signal of the demodulator 28 is then averaged through an integrator 30 with any required loop stability compensation network.
- an output signal from the integrator 30 is digitized by an A/D convertor 32 having a built-in sample and hold capability.
- the A/D convertor 32 operates as a cascading voltage level detector thereby sampling the input analog signal and outputting a 6-bit word indicative of the input signal.
- a stable clock-derived signal controls the sample times of the A/D convertor 32, typically at a rate of tens of kilohertz.
- the output signal from the A/D convertor 32 is latched by one of two latches 34, 36 depending on the sign bit, and therefore either the top or bottom set of accelerometer plates 16 respectively, are responding to the digital code.
- the other latch is cleared and the accelerometer plates 16 are grounded and provide no force.
- the digital code having the sign bit resulting from each cycle is output to activate specific FET switches 22, 24, that in turn activate the electrode plates 16.
- the output signal from the A/D convertor 32 can be sent to an optional microprocessor (not shown) to convert the digital code to a numeric approximation of the detected acceleration.
- an optional microprocessor not shown
- convert the digital code to a numeric approximation of the detected acceleration In this manner, the square law is not involved, and neither are the associated inaccuracies and complications associated with a square root subroutine and look-up tables.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU28156/95A AU2815695A (en) | 1994-05-31 | 1995-05-31 | Digital force balanced instrument |
EP95923680A EP0763208B1 (en) | 1994-05-31 | 1995-05-31 | Digital force balanced instrument |
CA002190608A CA2190608C (en) | 1994-05-31 | 1995-05-31 | Digital force balanced instrument |
DE69521805T DE69521805T2 (en) | 1994-05-31 | 1995-05-31 | MEASURING INSTRUMENT WITH DIGITAL RESET DEVICE |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/251,591 US5497660A (en) | 1994-05-31 | 1994-05-31 | Digital force balanced instrument |
US251,591 | 1994-05-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1995033208A1 true WO1995033208A1 (en) | 1995-12-07 |
Family
ID=22952611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1995/006896 WO1995033208A1 (en) | 1994-05-31 | 1995-05-31 | Digital force balanced instrument |
Country Status (8)
Country | Link |
---|---|
US (1) | US5497660A (en) |
EP (1) | EP0763208B1 (en) |
JP (1) | JP2843682B2 (en) |
CN (1) | CN1151210A (en) |
AU (1) | AU2815695A (en) |
CA (1) | CA2190608C (en) |
DE (1) | DE69521805T2 (en) |
WO (1) | WO1995033208A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2506266A (en) * | 2012-08-13 | 2014-03-26 | Pgs Geophysical As | Accelerometer having multiple feedback architecture |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19506401A1 (en) * | 1995-02-23 | 1996-08-29 | Siemens Ag | Acceleration sensor |
US5744968A (en) * | 1996-04-30 | 1998-04-28 | Motorola Inc. | Ratiometric circuit |
US7334474B2 (en) * | 2005-01-07 | 2008-02-26 | Litton Systems, Inc. | Force balanced instrument system and method for mitigating errors |
DE102006043412A1 (en) * | 2006-09-15 | 2008-03-27 | Litef Gmbh | Microelectromechanical sensor and operating method for a microelectromechanical sensor |
US7614300B2 (en) * | 2007-05-30 | 2009-11-10 | Northrop Grumman Corporation | System and method for mitigating errors in electrostatic force balanced instrument |
US8748206B2 (en) | 2010-11-23 | 2014-06-10 | Honeywell International Inc. | Systems and methods for a four-layer chip-scale MEMS device |
US9171964B2 (en) | 2010-11-23 | 2015-10-27 | Honeywell International Inc. | Systems and methods for a three-layer chip-scale MEMS device |
US9493344B2 (en) | 2010-11-23 | 2016-11-15 | Honeywell International Inc. | MEMS vertical comb structure with linear drive/pickoff |
US8776601B2 (en) * | 2010-11-23 | 2014-07-15 | Honeywell International Inc. | MEMS sensor using multi-layer movable combs |
CN105759075B (en) * | 2016-02-25 | 2017-09-19 | 中国科学院地质与地球物理研究所 | A kind of high-precision flexure accelerometers |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5054320A (en) * | 1987-06-30 | 1991-10-08 | Societe D'applications Generales D'electricite Et De Mecanique Sagem | Pendulous accelerometer with electrostatic rebalancing |
US5142921A (en) * | 1990-10-29 | 1992-09-01 | Litton Systems, Inc. | Force balance instrument with electrostatic charge control |
US5277053A (en) * | 1990-04-25 | 1994-01-11 | Litton Systems, Inc. | Square law controller for an electrostatic force balanced accelerometer |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3877313A (en) * | 1973-07-23 | 1975-04-15 | Singer Co | Electrostatic accelerometer |
US4102202A (en) * | 1976-11-26 | 1978-07-25 | The Singer Company | Electrostatic accelerometer |
IL75470A0 (en) * | 1984-06-20 | 1985-10-31 | Sundstrand Data Control | Digital output instrument |
US4932261A (en) * | 1988-06-20 | 1990-06-12 | Triton Technologies, Inc. | Micro-machined accelerometer with tilt compensation |
-
1994
- 1994-05-31 US US08/251,591 patent/US5497660A/en not_active Expired - Fee Related
-
1995
- 1995-05-31 EP EP95923680A patent/EP0763208B1/en not_active Expired - Lifetime
- 1995-05-31 WO PCT/US1995/006896 patent/WO1995033208A1/en active IP Right Grant
- 1995-05-31 AU AU28156/95A patent/AU2815695A/en not_active Abandoned
- 1995-05-31 JP JP8501175A patent/JP2843682B2/en not_active Expired - Lifetime
- 1995-05-31 CN CN95193794A patent/CN1151210A/en active Pending
- 1995-05-31 CA CA002190608A patent/CA2190608C/en not_active Expired - Fee Related
- 1995-05-31 DE DE69521805T patent/DE69521805T2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5054320A (en) * | 1987-06-30 | 1991-10-08 | Societe D'applications Generales D'electricite Et De Mecanique Sagem | Pendulous accelerometer with electrostatic rebalancing |
US5277053A (en) * | 1990-04-25 | 1994-01-11 | Litton Systems, Inc. | Square law controller for an electrostatic force balanced accelerometer |
US5142921A (en) * | 1990-10-29 | 1992-09-01 | Litton Systems, Inc. | Force balance instrument with electrostatic charge control |
Non-Patent Citations (1)
Title |
---|
See also references of EP0763208A4 * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2506266A (en) * | 2012-08-13 | 2014-03-26 | Pgs Geophysical As | Accelerometer having multiple feedback architecture |
US9046547B2 (en) | 2012-08-13 | 2015-06-02 | Pgs Geophysical As | Accelerometer having multiple feedback systems operating on a given proof mass |
AU2013209383B2 (en) * | 2012-08-13 | 2016-10-13 | Pgs Geophysical As | Accelerometer having multiple feedback architecture for a given proof mass |
GB2506266B (en) * | 2012-08-13 | 2018-08-29 | Pgs Geophysical As | Accelerometer having multiple feedback architecture for a given proof mass |
NO343831B1 (en) * | 2012-08-13 | 2019-06-17 | Pgs Geophysical As | Accelerometer with multiple feedback architecture for a given sample mass |
Also Published As
Publication number | Publication date |
---|---|
CA2190608A1 (en) | 1995-12-07 |
CN1151210A (en) | 1997-06-04 |
DE69521805D1 (en) | 2001-08-23 |
JP2843682B2 (en) | 1999-01-06 |
EP0763208B1 (en) | 2001-07-18 |
EP0763208A4 (en) | 1997-09-10 |
AU2815695A (en) | 1995-12-21 |
US5497660A (en) | 1996-03-12 |
JPH09507911A (en) | 1997-08-12 |
EP0763208A1 (en) | 1997-03-19 |
CA2190608C (en) | 1999-11-30 |
DE69521805T2 (en) | 2002-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0385917B1 (en) | Pulse-driven accelerometer arrangement | |
US5497660A (en) | Digital force balanced instrument | |
US6508122B1 (en) | Microelectromechanical system for measuring angular rate | |
EP0543901B1 (en) | Monolithic accelerometer | |
EP0323709B1 (en) | Tri-axial accelerometers | |
EP1718980B1 (en) | Accelerometer | |
US5911156A (en) | Split electrode to minimize charge transients, motor amplitude mismatch errors, and sensitivity to vertical translation in tuning fork gyros and other devices | |
EP0479913B1 (en) | Accelerometer with feedback | |
US4102202A (en) | Electrostatic accelerometer | |
EP0502222A1 (en) | Accelerometer and method for making it | |
US5054320A (en) | Pendulous accelerometer with electrostatic rebalancing | |
WO2004097431A2 (en) | Six degree-of-freedom micro-machined multi-sensor | |
US7347096B2 (en) | Digital accelerometer | |
US8424382B2 (en) | Microelectromechanical sensor and operating method for a microelectromechanical sensor | |
Champion et al. | The triaxial‐accelerometer system on Atmosphere Explorer | |
US3697143A (en) | Electrostatic gyroscope suspension system | |
US6769304B2 (en) | Reduced start time for MEMS gyroscope | |
Greiff et al. | Vibrating wheel micromechanical gyro | |
WO1997037196A2 (en) | Micromachined rate and acceleration sensor | |
CA2145543C (en) | Ferroelectric thin film travelling wave rotation sensor | |
EP0390721A1 (en) | Electrostatic force nulling accelerometer arrangement | |
GB1583536A (en) | Electrostatic accelerometer | |
Keiser | Support dependent torques in the relativity gyroscope experiment | |
Marcos | Atmospheric density results derived from the SPADES satellite accelerometer data | |
Okubo | Instrumentation for precision measurements |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 95193794.4 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AM AT AU BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IS JP KE KG KP KR KZ LK LR LT LU LV MD MG MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TT UA UG UZ VN |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE MW SD SZ UG AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) |
Free format text: ARIPO PATENT(KE,MW,SD,SZ,UG) |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2190608 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1995923680 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1995923680 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWG | Wipo information: grant in national office |
Ref document number: 1995923680 Country of ref document: EP |