WO1996014659A1 - Method for forming contact pins for semiconductor dice and interconnects - Google Patents
Method for forming contact pins for semiconductor dice and interconnects Download PDFInfo
- Publication number
- WO1996014659A1 WO1996014659A1 PCT/US1995/014482 US9514482W WO9614659A1 WO 1996014659 A1 WO1996014659 A1 WO 1996014659A1 US 9514482 W US9514482 W US 9514482W WO 9614659 A1 WO9614659 A1 WO 9614659A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wire
- substrate
- contact
- forming
- die
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/742—Apparatus for manufacturing bump connectors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45155—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48655—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48755—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48844—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48855—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/742—Apparatus for manufacturing bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/328—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49149—Assembling terminal to base by metal fusion bonding
Definitions
- This invention relates generally to semiconductor manufacture and more particularly to a method for forming compliant metal contact pins on active semiconductor dice and silicon interconnects.
- the contact pins are particularly suited to testing unpackaged die in the manufacture of known good die (KGD).
- Known-good-die is a collective term that connotes unpackaged dice having the same quality and reliability as the equivalent packaged product.
- the demand for known-good-die has led to the development of test procedures for testing unpackaged semiconductor dice.
- a carrier replaces a conventional single chip package in the testing process.
- the carrier typically includes an interconnect element that allows a temporary electrical connection to be made between the die and external test circuitry.
- such a carrier must allow the necessary test procedures to be performed without damaging the die.
- the bond pads on a die are particularly susceptible to damage during the test procedure.
- One of the key design considerations for a carrier is the method for establishing a temporary electrical connection with contact locations on the die. These contact locations are typically pads such as bond pads or test pads located on the face of the die. With some carriers, the die is placed face down in the carrier and biased into contact with an interconnect.
- the interconnect contains the contact structure that physically contacts and forms an electrical connection with the die pads. Exemplary contact structures include wires, needles, and bumps.
- the mechanisms for making electrical contact include piercing the native oxide of the die pad with a sharp point, breaking or burnishing the native oxide with a bump, or scrubbing the native oxide with a contact adapted to move across the die pad.
- These different contact structures are designed to establish an electrical connection with the bond pads of a die under test.
- this connection is low-resistance and ohmic.
- Low-resistance connotes a resistance that is negligible.
- An ohmic connection is one in which the voltage appearing across the connection is proportional to the current flowing for both directions of current flow.
- a bond pad may only be about l ⁇ thick and is thus relatively easy to damage.
- each of the above noted contact structures will displace the bond pad metallization and damage the pad.
- a contact structure In addition to forming a low-resistance ohmic connection, it is also desirable for a contact structure to be compliant in nature. Sometimes an arrangement of bond pads may present a sloped or irregular surface topography. This may be due to the mounting arrangement of the die in the carrier or to the uneven topography of the bond pads across the surface of the die. It is thus advantageous to form the interconnect with compliant contacts adapted to conform to the vertical location of the bond pad. In a similar manner, it is desirable for the contact to possess a resiliency which permits it to return to its original position for reuse.
- the contact structure simply stated, comprises metal contact pins attached to a substrate.
- the substrate is a silicon interconnect and the contact pins are attached to the interconnect in electrical communication with conductive traces.
- the substrate is an active semiconductor die and the contact pins are attached to die pads (e.g., bond pads, tests pads) on the die.
- the contact pins are suitable for forming an electrical connection with a mating contact location that is low resistance and ohmic.
- the contact pins are formed with a compliant structure to permit flexure as the contact pins are biased against the mating contact location to form an electrical connection.
- an interconnect having contact pins and a die having flat bond pads may be placed together in a test carrier. As the interconnect and die are biased together in the carrier, the contact pins on the interconnect form an electrical connection with the bond pads on the die.
- the compliant structure of the contact pins permits flexure to accommodate variations in the mating topographies.
- the compliant structure can include a flexible spring segment for the contact pins or an angled mounting arrangement for the contact pins.
- the contact pins can include a contact ball on the end to facilitate the formation of an electrical connection.
- FIGS. 1A-1E are schematic cross sectional drawings illustrating the steps in forming contact pins on a semiconductor die in accordance with the invention using a wire bonding process;
- Figure 2 is a schematic cross sectional drawing of contact pins wire bonded to a semiconductor die at an angle to provide a compliant contact structure
- Figure 3A is a schematic view illustrating a contact pin having a compliant structure formed as a spring segment
- Figure 3B is a schematic view illustrating a heating and shaping process for forming the contact pin of Figure 3 A which uses a laser and wire bonding tool;
- Figure 3C is a schematic view illustrating a heating and shaping process for forming the contact pin of Figure 3 A which uses a heated capillary tool;
- FIGS. 4A and 4B illustrate alternate embodiment contact pins having compliant structures formed as spring segments
- Figures 5A-5E are schematic cross sectional drawings illustrating steps in forming contact pins on a semiconductor die in accordance with the. invention using a welding process
- Figure 6A is a perspective view of an interconnect having contact pins formed in accordance with the invention.
- Figure 6B is an enlarged view of a portion of Figure 6A;
- Figure 6C is an enlarged cross sectional view of a contact pin mating with a flat bond pad on a semiconductor die to establish an electrical connection;
- Figure 7A is a schematic drawing illustrating a portion of an interconnect having contact pins formed in accordance with the invention with a spring segment;
- Figure 7B is a schematic drawing illustrating a portion of an interconnect having contact pins formed in accordance with the invention and mounted at an angle with respect to a substrate of the interconnect to provide a compliant structure; and
- Figure 8 is a perspective view of an interconnect having two different embodiments of contact pins formed in accordance with the invention.
- the semiconductor die 10 is a conventional die that includes a silicon substrate 12 on which integrated circuits have been formed. Bond pads 14 are in electrical communication with the integrated circuits.
- the die 10 is fabricated on a wafer with a large number of other dice. Each die 10 on the wafer can subsequently be singulated by saw cutting.
- the bond pads 14 of the die 10 are embedded in a passivation layer (not shown).
- the bond pads 14 are typically polygonal (e.g.i square) metal pads, about lOO ⁇ m on a side, which are separated by a space of about 50 to 100 ⁇ .
- the bond pads 14 are formed of aluminum (Al) using a metallization process. Metals other than aluminum are sometimes used to form the bond pads on a semiconductor die but aluminum is most prevalent.
- the aluminum bond pads 14 are used for establishing an electrical connection between the integrated circuits on the die and the outside world. Depending on the application, an electrical connection to the bond pads is made using various methods such as wire bonding, tape automated bonding or flip chip bonding. The present invention allows this connection to be made using a contact pin formed with a compliant structure.
- a layer of photoresist 16 is spun onto the wafer containing the die 10.
- the layer of photoresist 16 is exposed, developed and etched to form a mask having openings 18.
- the openings 18 are in alignment with the bond pads 14 and have the same peripheral configuration as the bond pads 14.
- the intermediate pad 20 is on the order of 1 ⁇ m to 50 ⁇ m in thickness and is approximately the same size as the bond pads 14.
- the purpose of the intermediate pad 20 is to allow a solder pad 22 ( Figure ID), formed of a solderable material such as nickel, to be attached to the aluminum bond pad 14.
- the solder pad 22 can be deposited directly to the aluminum bond pad 14, the intermediate pad 20 formed of a material such as copper, bonds more readily to the aluminum bond pad 14.
- the intermediate pad 20 is deposited using an electroless electrolytic plating process.
- Various metal films including copper (Cu), nickel (Ni), gold (Au) and palladium (Pd) can be deposited through electroless deposition using aqueous solutions comprising metal ions and reducing agents. Electroless plating is often used to form contacts by filling a via with a deposited metal.
- the aqueous base solution contains Cu+ + ions and ascorbic acid reducing agents.
- the intermediate pad 20 is plated onto the bond pad 14 to a thickness that is less than the thickness of the layer of photoresist 16. This permits the same opening 18 to be used for a subsequent plating process.
- the solder pad 22 is deposited on the copper pad 20.
- the solder pad 22 may also be deposited using an electroless plating process.
- an aqueous solution containing Ni-t- ions and dimethy aminoborane reducing agents can be used to deposit a nickel solder pad 22.
- the solder pad 22 has a thickness of from l ⁇ m to 50 ⁇ m and an outer peripheral configuration that matches the intermediate pad 20 and the aluminum bond pad 14.
- the solder pad 22 is formed of a material that can be easily soldered such as nickel, nickel alloys or gold.
- a contact pin 24 is attached to the solder pad 22.
- the contact pin 24 is formed of wire having a thickness of about 1 to 5 mils. Suitable materials for the contact pin 24 include copper, gold, nickel alloys and spring steel alloys.
- the contact pin 24 is attached to the solder pad 22 using a wire bonding apparatus. The contact pin 24 may be bonded directly to the solder pad 22 or a solder material 25 may be used during the wire bonding process.
- Wire bonding apparatus are well known in the art. Wire bonding apparatus are manufactured by Kulicke and Soffa Industries, Inc., Horsham, PA and Mitsubishi Denki, Japan. U.S. Patent No. 3,894,671 to Kulicke, Jr. et al. and U.S. Patent No. 4,877, 173 - to Fujimoto et al. disclose representative wire bonding apparatus.
- the end of the wire which forms the base 25 ( Figure IE) of the contact pin 24 is heated by an electrical discharge or a hydrogen torch to a molten state. This forms a ball of molten metal on the base 25 of the contact pin 24.
- the molten ball is then pressed by a bonding tool against the solder pad 22. Ultrasonic vibrations are also applied to the molten ball as it is pressed against the solder pad 22. This mechanically bonds the wire to the solder pad 22.
- the wire is then electrically opened or sheared to form the contact pin 24.
- the layer of photoresist 16 can be stripped from the substrate 12. Depending on the photoresist formulation this can be accomplished using a suitable wet chemical stripper.
- a protective layer (not shown) can then be applied to the substrate 12 to protect the surface of the substrate and limit the stresses applied to the contact pin substrate interface from the motion of the contact pins 24.
- a compliant structure can be achieved by positioning the contact pin 24A at an acute angle with respect to the plane of the substrate 12.
- the contact pin 24 is thus able to flex as indicated by arrows 26 as it is biased against a mating component (e.g., a contact on a printed circuit board).
- the contact pin 24A may be positioned at an angle by appropriate manipulation of the bonding tool of the wire bonding apparatus.
- the contact pin 24B includes a compliant structure formed as a spring segment 34.
- the contact pin 24B includes a contact ball 32 on the end. The contact ball 32 facilitates electrical connection of the contact pin 24B with a mating contact location, such as a pad, formed on an interconnect or other substrate (e.g., circuit board).
- Figure 3B illustrates a process for forming the shaped contact pin 24B with a compliant spring segment 34.
- movement of a wire bonding tool 26 in the x, y and z directions is under computer control.
- the wire bonding tool 26 can be moved in a path to manipulate a length of wire to form the spring segment 34 ( Figure 3A).
- the spring segment 34 includes a flat s-shaped segment as shown, or may be formed with multiple coils twisted into a spiral.
- a laser 28 focused through a lens 30 initiates localized heating of the wire.
- the laser 28 or an electrical discharge arrangement or separate shearing member is then operated to clip the wire.
- the contact ball 32 (Figure 3A) is formed using the laser 28 to heat the end of the contact pin 24B and form a molten ball.
- the electrical discharge arrangement or a hydrogen torch can be used to form the contact ball 32 ( Figure 3A) at the end of the contact pin 24B.
- Figure 3C illustrates another technique for heating and shaping a length of wire using a heated capillary wire feed system.
- This technique is essentially the same as that previously explained for Figure 3B.
- a capillary tool 33 having a heating element 31 is moved in a path to manipulate the length of wire for shaping.
- One suitable heated capillary tool 33 is manufactured by Kulicke and Soffa Industries, Inc., 507 Prudential Road, Horsham, PA 19044 and is a component of a wire bonding apparatus.
- Figures 4A and 4B illustrate alternate embodiment contact pins 24C and 24D.
- the contact pin 24C is formed with a spring segment 38 that has multiple s-shaped segments.
- a contact pin 24D is formed with a spring segment 40 having multiple s-shaped segments that are wider at the base.
- the spring segment 38 may be flat, as shown or formed with a spiral twist.
- FIG. 5A-5E an alternate embodiment process for forming contact pins on the semiconductor die 10 is shown.
- the alternate embodiment process attaches contact pins 24W ( Figure 5E) to the bond pads 14 of the die 10 using welding rather than wire bonding.
- a shorting layer 36 is blanket deposited over the substrate 12 and bond pads 14 of the semiconductor die 10.
- the shorting layer 36 is preferably formed of a highly conductive material such as copper. Other suitable materials include nickel or aluminum.
- the shorting layer is deposited using a suitable metallization process such as electrolytic plating, chemical vapor deposition or sputtering.
- the shorting layer 36 functions as an electrical path for a welding current. This helps to shunt the welding current away from the integrated circuits which may be adversely affected by the.
- a layer of photoresist 42 is deposited on the shorting layer 36.
- the layer of photoresist 42 is developed and etched to form a mask having a pattern of openings 44.
- Each opening 44 extends through the layer of photoresist 42 to the shorting layer 36 and is aligned with a bond pad 14 of the die 12.
- weld pads 46 are deposited in the openings 44 and onto the shorting layer 36.
- the weld pads 46 are deposited using an electroless deposition process as previously described.
- the weld pads 46 are formed of a material that can be easily welded. Suitable materials include nickel, gold and copper.
- contact pins 24W are welded to the weld pads 46 using a welding process.
- the weld pads 46 are not required as the contact pins 24W can be welded directly to the shorting layer.
- Welding apparatus for semiconductor manufacture are similar in construction to wire bonding apparatus and are used for the same purposes. Suitable welding apparatus are manufactured by the previously identified wire bonder manufactures. With minor modifications to the electrical circuitry, flame-off components and grounding of the workholder, such a wire bonding apparatus can be modified to perform the functions previously outlined in Figures 3D and 3C (i.e. , heating and shaping).
- a welding apparatus uses an electric current to generate the heat necessary to form molten material at the interface of two metals.
- the welding current is passed through the contact pins 24W and to the weld pads 46.
- the shorting layer 36 provides a closed loop to carry the current through all of the weld pads 46 formed on the die 10.
- the welding current forms molten metal at the interface of each contact pin 24W and its respective weld pad 46 and bonds these elements together.
- the layer of photoresist 42 is stripped.
- the shorting layer 36 is patterned and etched so that base pads 48 are formed. This forms a stacked structure on each aluminum bond pad 14 which includes the base pad 48, the weld pad 46 and the welded contact pin 24W.
- a protective layer (not shown) can be applied to protect the surface of the substrate 12 and limit the stresses applied to the contact pin-weld spot interface from the motion of the contact pin 24W.
- the contact pins 24W can be angled to form a compliant structure as previously described.
- compliant structures comprising spring segments may be formed substantially as previously described by simultaneously heating and moving a length of wire which forms the contact pin 24W.
- the interconnect 50 includes a substrate 52 and a pattern of circuit traces 54 formed on the substrate 52 as an aid in constructing and subsequently using the interconnect 50.
- the circuit traces 54 can be formed by depositing and patterning a conductive metal.
- a pattern of alignment fiducials 53 is also formed on the substrate 52.
- a preferred material for the substrate 52 is silicon which will have the same coefficient of thermal expansion as a silicon die.
- Other suitable materials include ceramic and silicon on sapphire.
- the interconnect 50 is adapted for use with a carrier for testing bare or unpackaged semiconductor dice.
- the interconnect 50 is adapted to establish temporary electrical communication between a semiconductor die retained in the carrier and external test circuitry.
- U.S. Patent No. 5,302,891 to Wood et al. entitled "Discrete Die Burn-In For Nonpackaged Die” discloses a carrier that uses an interconnect.
- the interconnect 50 is placed within a test carrier, along with a die, and the contact pins 56 formed on the interconnect 50 are placed in contact with the bond pads on the die to establish an ohmic contact.
- the circuit traces 54 of the interconnect are then placed in electrical communication with external test circuitry.
- the circuit traces 54 may be wire bonded to external connectors on the carrier which connect to the test circuitry.
- the contact pins 56 are formed on the circuit traces
- the circuit traces 54 are formed of a conductive material such as a thick film metal which is patterned as it is deposited on the substrate 52 (e.g., screen printing).
- the contact pin 56 includes a c-shaped segment 64.
- the contact pin 56 includes a base portion 68 that attaches to the circuit trace 54 and a tip portion 66 adapted to contact a bond pad 70 of a die under test.
- the contact pins 56 may be formed substantially as previously described using a wire bonding process or a soldering process. Exemplary dimension for the contact pins include a diameter of 1 to 5 mils and a height of from 3 to 10 mils.
- an interconnect 50A includes a silicon substrate 52 A, a circuit trace 54 A and a contact pin 60.
- the contact pin 60 is formed on the circuit trace 54A using a wire bonding process substantially as previously described.
- the contact pin 60 includes a base portion 76 attached to the circuit trace 54 A, a spring segment 72 and a contact ball 62 formed on the end for contacting a bond pad of a die under test.
- the ball 62 is formed using a gas flame (e.g., hydrogen gas) or electrical discharge as previously described.
- an interconnect 50B includes a silicon substrate 52B, a circuit trace 54B and contact pin 60B.
- the contact pin 60B includes a base portion 78 and a contact ball 62B for contacting the bond pad of a die under test.
- a compliant structure is achieved by attaching the contact pin 60B at an acute angle to the substrate 52B.
- the axis of the contact pin 60B is situated at an acute angle with respect to the plane of the substrate 52. B.
- contact pin 60B rather than being attached directly to the circuit trace 54B, attaches to the circuit trace via a bond site 74 formed on the circuit trace 54B.
- the bond site 74 is a conductive layer, preferably a metal such as nickel, that is plated or deposited on the circuit trace 54B.
- the contact ball 62B is formed using a gas flame or electrical discharge.
- an interconnect 50C includes a silicon substrate 52C, circuit traces 54C formed on the substrate 52C and two types of contact pins 56 and 58 formed on the circuit traces 54C.
- the contact pins 56 have been previously described.
- Contact pins 58 are straight pins adapted for connection to a socket or female member. In use of the interconnect 50C in a test carrier for a die under test, the contact pins 56 are placed in contact with contact locations on the die. Contact pins 58 are placed in contact with external test circuitry.
- the invention provides a method for forming contact pins suitable for use as contacts on active semiconductor dice or contacts on interconnects useful for testing unpackaged semiconductor dice.
- the contact pins preferably include a compliant structure to permit flexure during the formation of an electrical connection with a contact location on a mating component.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU42322/96A AU4232296A (en) | 1994-11-07 | 1995-11-06 | Method for forming contact pins for semiconductor dice and interconnects |
KR1019970703032A KR100290625B1 (en) | 1994-11-07 | 1995-11-06 | Method for forming contact pins for semiconductor dice and interconnects |
JP08515500A JP3133341B2 (en) | 1994-11-07 | 1995-11-06 | Method of forming contact pins and interconnects for a semiconductor die |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/335,262 | 1994-11-07 | ||
US08/335,262 US5495667A (en) | 1994-11-07 | 1994-11-07 | Method for forming contact pins for semiconductor dice and interconnects |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996014659A1 true WO1996014659A1 (en) | 1996-05-17 |
Family
ID=23311002
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1995/014482 WO1996014659A1 (en) | 1994-11-07 | 1995-11-06 | Method for forming contact pins for semiconductor dice and interconnects |
Country Status (5)
Country | Link |
---|---|
US (1) | US5495667A (en) |
JP (1) | JP3133341B2 (en) |
KR (1) | KR100290625B1 (en) |
AU (1) | AU4232296A (en) |
WO (1) | WO1996014659A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10017746A1 (en) * | 2000-04-10 | 2001-10-18 | Infineon Technologies Ag | Electronic component with microscopic contact surfaces and process for its manufacture |
US6452406B1 (en) | 1996-09-13 | 2002-09-17 | International Business Machines Corporation | Probe structure having a plurality of discrete insulated probe tips |
US6528984B2 (en) | 1996-09-13 | 2003-03-04 | Ibm Corporation | Integrated compliant probe for wafer level test and burn-in |
US6555849B1 (en) | 1998-05-12 | 2003-04-29 | Infineon Technologies Ag | Deactivatable thyristor |
US7282945B1 (en) | 1996-09-13 | 2007-10-16 | International Business Machines Corporation | Wafer scale high density probe assembly, apparatus for use thereof and methods of fabrication thereof |
US7368924B2 (en) | 1993-04-30 | 2008-05-06 | International Business Machines Corporation | Probe structure having a plurality of discrete insulated probe tips projecting from a support surface, apparatus for use thereof and methods of fabrication thereof |
Families Citing this family (188)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917707A (en) * | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
US5829128A (en) * | 1993-11-16 | 1998-11-03 | Formfactor, Inc. | Method of mounting resilient contact structures to semiconductor devices |
US6043563A (en) * | 1997-05-06 | 2000-03-28 | Formfactor, Inc. | Electronic components with terminals and spring contact elements extending from areas which are remote from the terminals |
US5476211A (en) * | 1993-11-16 | 1995-12-19 | Form Factor, Inc. | Method of manufacturing electrical contacts, using a sacrificial member |
US6295729B1 (en) * | 1992-10-19 | 2001-10-02 | International Business Machines Corporation | Angled flying lead wire bonding process |
US20050062492A1 (en) * | 2001-08-03 | 2005-03-24 | Beaman Brian Samuel | High density integrated circuit apparatus, test probe and methods of use thereof |
US20020053734A1 (en) | 1993-11-16 | 2002-05-09 | Formfactor, Inc. | Probe card assembly and kit, and methods of making same |
US7579269B2 (en) * | 1993-11-16 | 2009-08-25 | Formfactor, Inc. | Microelectronic spring contact elements |
US6835898B2 (en) * | 1993-11-16 | 2004-12-28 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US7200930B2 (en) * | 1994-11-15 | 2007-04-10 | Formfactor, Inc. | Probe for semiconductor devices |
US6741085B1 (en) * | 1993-11-16 | 2004-05-25 | Formfactor, Inc. | Contact carriers (tiles) for populating larger substrates with spring contacts |
US6727580B1 (en) | 1993-11-16 | 2004-04-27 | Formfactor, Inc. | Microelectronic spring contact elements |
US7073254B2 (en) | 1993-11-16 | 2006-07-11 | Formfactor, Inc. | Method for mounting a plurality of spring contact elements |
WO1996037334A1 (en) * | 1995-05-26 | 1996-11-28 | Formfactor, Inc. | Method and apparatus for shaping spring elements |
US6064213A (en) * | 1993-11-16 | 2000-05-16 | Formfactor, Inc. | Wafer-level burn-in and test |
US6023103A (en) * | 1994-11-15 | 2000-02-08 | Formfactor, Inc. | Chip-scale carrier for semiconductor devices including mounted spring contacts |
US6184053B1 (en) * | 1993-11-16 | 2001-02-06 | Formfactor, Inc. | Method of making microelectronic spring contact elements |
US20070228110A1 (en) * | 1993-11-16 | 2007-10-04 | Formfactor, Inc. | Method Of Wirebonding That Utilizes A Gas Flow Within A Capillary From Which A Wire Is Played Out |
US6525555B1 (en) | 1993-11-16 | 2003-02-25 | Formfactor, Inc. | Wafer-level burn-in and test |
US6442831B1 (en) | 1993-11-16 | 2002-09-03 | Formfactor, Inc. | Method for shaping spring elements |
US6482013B2 (en) | 1993-11-16 | 2002-11-19 | Formfactor, Inc. | Microelectronic spring contact element and electronic component having a plurality of spring contact elements |
US7084656B1 (en) | 1993-11-16 | 2006-08-01 | Formfactor, Inc. | Probe for semiconductor devices |
US6836962B2 (en) | 1993-11-16 | 2005-01-04 | Formfactor, Inc. | Method and apparatus for shaping spring elements |
FR2715538B1 (en) | 1994-02-01 | 1996-04-26 | Roquette Freres | Chewing gum composition having improved organoleptic quality and method for preparing such chewing gum. |
US6727579B1 (en) | 1994-11-16 | 2004-04-27 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US6150186A (en) * | 1995-05-26 | 2000-11-21 | Formfactor, Inc. | Method of making a product with improved material properties by moderate heat-treatment of a metal incorporating a dilute additive |
US20100065963A1 (en) * | 1995-05-26 | 2010-03-18 | Formfactor, Inc. | Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out |
US20020004320A1 (en) * | 1995-05-26 | 2002-01-10 | David V. Pedersen | Attaratus for socketably receiving interconnection elements of an electronic component |
US5597737A (en) * | 1995-11-03 | 1997-01-28 | Motorola Inc. | Method for testing and burning-in a semiconductor wafer |
US5831283A (en) * | 1995-11-30 | 1998-11-03 | International Business Machines Corporation | Passivation of copper with ammonia-free silicon nitride and application to TFT/LCD |
US5994152A (en) | 1996-02-21 | 1999-11-30 | Formfactor, Inc. | Fabricating interconnects and tips using sacrificial substrates |
US8033838B2 (en) | 1996-02-21 | 2011-10-11 | Formfactor, Inc. | Microelectronic contact structure |
US5593903A (en) * | 1996-03-04 | 1997-01-14 | Motorola, Inc. | Method of forming contact pads for wafer level testing and burn-in of semiconductor dice |
US6310484B1 (en) * | 1996-04-01 | 2001-10-30 | Micron Technology, Inc. | Semiconductor test interconnect with variable flexure contacts |
US5773311A (en) * | 1996-04-26 | 1998-06-30 | Honeywell Inc. | Method for providing a test connection and a permanent connection site on an unpackaged semiconductor die |
EP0898712B1 (en) * | 1996-05-17 | 2003-08-06 | Formfactor, Inc. | Wafer-level burn-in and test |
US6140702A (en) * | 1996-05-31 | 2000-10-31 | Texas Instruments Incorporated | Plastic encapsulation for integrated circuits having plated copper top surface level interconnect |
US6429120B1 (en) | 2000-01-18 | 2002-08-06 | Micron Technology, Inc. | Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals |
US6020220A (en) * | 1996-07-09 | 2000-02-01 | Tessera, Inc. | Compliant semiconductor chip assemblies and methods of making same |
US5693565A (en) * | 1996-07-15 | 1997-12-02 | Dow Corning Corporation | Semiconductor chips suitable for known good die testing |
US5707881A (en) * | 1996-09-03 | 1998-01-13 | Motorola, Inc. | Test structure and method for performing burn-in testing of a semiconductor product wafer |
JP3504448B2 (en) * | 1996-10-17 | 2004-03-08 | 株式会社ルネサステクノロジ | Semiconductor device |
US6635514B1 (en) * | 1996-12-12 | 2003-10-21 | Tessera, Inc. | Compliant package with conductive elastomeric posts |
US6417029B1 (en) | 1996-12-12 | 2002-07-09 | Tessera, Inc. | Compliant package with conductive elastomeric posts |
US6835895B1 (en) * | 1996-12-19 | 2004-12-28 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing the same |
US6690185B1 (en) | 1997-01-15 | 2004-02-10 | Formfactor, Inc. | Large contactor with multiple, aligned contactor units |
US6060891A (en) | 1997-02-11 | 2000-05-09 | Micron Technology, Inc. | Probe card for semiconductor wafers and method and system for testing wafers |
US6798224B1 (en) * | 1997-02-11 | 2004-09-28 | Micron Technology, Inc. | Method for testing semiconductor wafers |
US7714235B1 (en) | 1997-05-06 | 2010-05-11 | Formfactor, Inc. | Lithographically defined microelectronic contact structures |
KR100577132B1 (en) * | 1997-05-15 | 2006-05-09 | 폼팩터, 인크. | Microelectronic contact structure and the production and use method thereof |
US6140150A (en) * | 1997-05-28 | 2000-10-31 | Texas Instruments Incorporated | Plastic encapsulation for integrated circuits having plated copper top surface level interconnect |
US6215196B1 (en) * | 1997-06-30 | 2001-04-10 | Formfactor, Inc. | Electronic component with terminals and spring contact elements extending from areas which are remote from the terminals |
US6114240A (en) | 1997-12-18 | 2000-09-05 | Micron Technology, Inc. | Method for fabricating semiconductor components using focused laser beam |
US6246245B1 (en) | 1998-02-23 | 2001-06-12 | Micron Technology, Inc. | Probe card, test method and test system for semiconductor wafers |
US6744346B1 (en) * | 1998-02-27 | 2004-06-01 | Micron Technology, Inc. | Electronic device workpieces, methods of semiconductor processing and methods of sensing temperature of an electronic device workpiece |
US6217232B1 (en) | 1998-03-24 | 2001-04-17 | Micron Technology, Inc. | Method and apparatus for aligning an optic fiber with an opto-electronic device |
US6705876B2 (en) * | 1998-07-13 | 2004-03-16 | Formfactor, Inc. | Electrical interconnect assemblies and methods |
US6452271B2 (en) | 1998-07-31 | 2002-09-17 | Micron Technology, Inc. | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication |
US6179659B1 (en) | 1998-08-11 | 2001-01-30 | Micron Technology, Inc. | Electrical contact device and associated method of manufacture |
US6229322B1 (en) | 1998-08-21 | 2001-05-08 | Micron Technology, Inc. | Electronic device workpiece processing apparatus and method of communicating signals within an electronic device workpiece processing apparatus |
US6967497B1 (en) | 1998-08-21 | 2005-11-22 | Micron Technology, Inc. | Wafer processing apparatuses and electronic device workpiece processing apparatuses |
EP1129480A1 (en) * | 1998-10-05 | 2001-09-05 | Kulicke & Soffa Investments, Inc | Semiconductor copper bond pad surface protection |
JP2000200804A (en) * | 1998-10-30 | 2000-07-18 | Shinko Electric Ind Co Ltd | Semiconductor device and manufacture thereof |
US6535393B2 (en) * | 1998-12-04 | 2003-03-18 | Micron Technology, Inc. | Electrical device allowing for increased device densities |
US6627483B2 (en) * | 1998-12-04 | 2003-09-30 | Formfactor, Inc. | Method for mounting an electronic component |
WO2000057472A1 (en) * | 1999-03-24 | 2000-09-28 | Infineon Technologies Ag | Method of connecting a connecting wire to a contact of an integrated circuit |
JP2000357671A (en) | 1999-04-13 | 2000-12-26 | Sharp Corp | Method of manufacturing metal wiring |
US7215131B1 (en) | 1999-06-07 | 2007-05-08 | Formfactor, Inc. | Segmented contactor |
US6544880B1 (en) | 1999-06-14 | 2003-04-08 | Micron Technology, Inc. | Method of improving copper interconnects of semiconductor devices for bonding |
KR100596766B1 (en) * | 1999-06-28 | 2006-07-04 | 주식회사 하이닉스반도체 | Outside terminal structure of semiconductor package |
US6713374B2 (en) | 1999-07-30 | 2004-03-30 | Formfactor, Inc. | Interconnect assemblies and methods |
US7435108B1 (en) * | 1999-07-30 | 2008-10-14 | Formfactor, Inc. | Variable width resilient conductive contact structures |
US6388335B1 (en) * | 1999-12-14 | 2002-05-14 | Atmel Corporation | Integrated circuit package formed at a wafer level |
US6827584B2 (en) * | 1999-12-28 | 2004-12-07 | Formfactor, Inc. | Interconnect for microelectronic structures with enhanced spring characteristics |
US7262130B1 (en) * | 2000-01-18 | 2007-08-28 | Micron Technology, Inc. | Methods for making integrated-circuit wiring from copper, silver, gold, and other metals |
US6420262B1 (en) * | 2000-01-18 | 2002-07-16 | Micron Technology, Inc. | Structures and methods to enhance copper metallization |
US7211512B1 (en) * | 2000-01-18 | 2007-05-01 | Micron Technology, Inc. | Selective electroless-plated copper metallization |
US20010017551A1 (en) * | 2000-02-24 | 2001-08-30 | Hembree David R. | An electronic device workpiece processing intermediate member |
US6426284B1 (en) | 2000-03-20 | 2002-07-30 | Illinois Tool Works Inc. | Method of manufacturing wire bond pad |
US6555757B2 (en) * | 2000-04-10 | 2003-04-29 | Ngk Spark Plug Co., Ltd. | Pin solder jointed to a resin substrate, made having a predetermined hardness and dimensions |
US7458816B1 (en) | 2000-04-12 | 2008-12-02 | Formfactor, Inc. | Shaped spring |
US6640432B1 (en) * | 2000-04-12 | 2003-11-04 | Formfactor, Inc. | Method of fabricating shaped springs |
US6423629B1 (en) * | 2000-05-31 | 2002-07-23 | Kie Y. Ahn | Multilevel copper interconnects with low-k dielectrics and air gaps |
US6674167B1 (en) * | 2000-05-31 | 2004-01-06 | Micron Technology, Inc. | Multilevel copper interconnect with double passivation |
US6462575B1 (en) * | 2000-08-28 | 2002-10-08 | Micron Technology, Inc. | Method and system for wafer level testing and burning-in semiconductor components |
US6915928B2 (en) * | 2001-01-29 | 2005-07-12 | Pemstar, Inc. | Fluid dispenser |
US6523255B2 (en) * | 2001-06-21 | 2003-02-25 | International Business Machines Corporation | Process and structure to repair damaged probes mounted on a space transformer |
US20030008243A1 (en) * | 2001-07-09 | 2003-01-09 | Micron Technology, Inc. | Copper electroless deposition technology for ULSI metalization |
US6906540B2 (en) * | 2001-09-20 | 2005-06-14 | Wentworth Laboratories, Inc. | Method for chemically etching photo-defined micro electrical contacts |
US6977515B2 (en) * | 2001-09-20 | 2005-12-20 | Wentworth Laboratories, Inc. | Method for forming photo-defined micro electrical contacts |
EP1306898A1 (en) * | 2001-10-29 | 2003-05-02 | Dialog Semiconductor GmbH | Sub-milliohm on-chip interconnection |
US6759311B2 (en) | 2001-10-31 | 2004-07-06 | Formfactor, Inc. | Fan out of interconnect elements attached to semiconductor wafer |
USRE41663E1 (en) | 2002-01-17 | 2010-09-14 | Ardent Concepts, Inc. | Compliant electrical contact assembly |
US7019222B2 (en) * | 2002-01-17 | 2006-03-28 | Ardent Concepts, Inc. | Compliant electrical contact assembly |
US7126062B1 (en) * | 2002-01-17 | 2006-10-24 | Ardent Concepts, Inc. | Compliant electrical contact assembly |
JP2005516344A (en) * | 2002-01-17 | 2005-06-02 | アーデント コンセプツ、インコーポレイテッド | Flexible electrical contact |
US6909056B2 (en) * | 2002-01-17 | 2005-06-21 | Ardent Concepts, Inc. | Compliant electrical contact assembly |
US6767817B2 (en) | 2002-07-11 | 2004-07-27 | Micron Technology, Inc. | Asymmetric plating |
JP4088121B2 (en) * | 2002-08-14 | 2008-05-21 | 富士通株式会社 | Contactor manufacturing method |
US7388294B2 (en) * | 2003-01-27 | 2008-06-17 | Micron Technology, Inc. | Semiconductor components having stacked dice |
US6841883B1 (en) * | 2003-03-31 | 2005-01-11 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components and wafer level methods of fabrication |
US6892927B2 (en) * | 2003-04-24 | 2005-05-17 | Intel Corporation | Method and apparatus for bonding a wire to a bond pad on a device |
US7042080B2 (en) * | 2003-07-14 | 2006-05-09 | Micron Technology, Inc. | Semiconductor interconnect having compliant conductive contacts |
US7220665B2 (en) | 2003-08-05 | 2007-05-22 | Micron Technology, Inc. | H2 plasma treatment |
JP4732360B2 (en) | 2003-11-14 | 2011-07-27 | ウエントワース ラボラトリーズ,インコーポレイテッド | Die design with assembly aids |
US7109068B2 (en) * | 2004-08-31 | 2006-09-19 | Micron Technology, Inc. | Through-substrate interconnect fabrication methods |
CN101053079A (en) * | 2004-11-03 | 2007-10-10 | 德塞拉股份有限公司 | Stacked packaging improvements |
US7371676B2 (en) | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
US7393770B2 (en) * | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
EP1896377A1 (en) * | 2005-06-17 | 2008-03-12 | Shell Internationale Research Maatschappij B.V. | Modified sulphur and product comprising modified sulphur as binder |
US7589406B2 (en) * | 2005-06-27 | 2009-09-15 | Micron Technology, Inc. | Stacked semiconductor component |
US7429529B2 (en) * | 2005-08-05 | 2008-09-30 | Farnworth Warren M | Methods of forming through-wafer interconnects and structures resulting therefrom |
US7517798B2 (en) | 2005-09-01 | 2009-04-14 | Micron Technology, Inc. | Methods for forming through-wafer interconnects and structures resulting therefrom |
US7307348B2 (en) * | 2005-12-07 | 2007-12-11 | Micron Technology, Inc. | Semiconductor components having through wire interconnects (TWI) |
JP4654897B2 (en) | 2005-12-09 | 2011-03-23 | イビデン株式会社 | Method for manufacturing printed wiring board having component mounting pins |
JP4848752B2 (en) * | 2005-12-09 | 2011-12-28 | イビデン株式会社 | Printed wiring board having component mounting pins and electronic device using the same |
JP2007165383A (en) * | 2005-12-09 | 2007-06-28 | Ibiden Co Ltd | Printed wiring board having component mounting pin formed thereon |
US8058101B2 (en) | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7659612B2 (en) | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
US7836587B2 (en) * | 2006-09-21 | 2010-11-23 | Formfactor, Inc. | Method of repairing a contactor apparatus |
KR100847507B1 (en) * | 2007-02-07 | 2008-07-21 | 윌테크놀러지(주) | Needle and prove card having the needle |
DE102007036566A1 (en) * | 2007-08-03 | 2009-02-19 | Siemens Ag | Spring contact of electrical contact surfaces of an electronic component |
US7888955B2 (en) * | 2007-09-25 | 2011-02-15 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled resources |
US7977959B2 (en) | 2007-09-27 | 2011-07-12 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled intelligent switches |
US20090164931A1 (en) * | 2007-12-19 | 2009-06-25 | Formfactor, Inc. | Method and Apparatus for Managing Test Result Data Generated by a Semiconductor Test System |
US20090224793A1 (en) * | 2008-03-07 | 2009-09-10 | Formfactor, Inc. | Method And Apparatus For Designing A Custom Test System |
US8122309B2 (en) * | 2008-03-11 | 2012-02-21 | Formfactor, Inc. | Method and apparatus for processing failures during semiconductor device testing |
US8095841B2 (en) * | 2008-08-19 | 2012-01-10 | Formfactor, Inc. | Method and apparatus for testing semiconductor devices with autonomous expected value generation |
US7944225B2 (en) | 2008-09-26 | 2011-05-17 | Formfactor, Inc. | Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test |
US8794322B2 (en) * | 2008-10-10 | 2014-08-05 | Halliburton Energy Services, Inc. | Additives to suppress silica scale build-up |
US8278752B2 (en) * | 2009-12-23 | 2012-10-02 | Intel Corporation | Microelectronic package and method for a compression-based mid-level interconnect |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
KR101075241B1 (en) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | Microelectronic package with terminals on dielectric mass |
US20120146206A1 (en) | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US8404520B1 (en) | 2011-10-17 | 2013-03-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9196588B2 (en) * | 2011-11-04 | 2015-11-24 | Invensas Corporation | EMI shield |
US20130269173A1 (en) * | 2011-12-30 | 2013-10-17 | Todd P. Albertson | Apparatus and method for automated sort probe assembly and repair |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9443797B2 (en) | 2012-09-14 | 2016-09-13 | STATS ChipPAC Pte. Ltd. | Semiconductor device having wire studs as vertical interconnect in FO-WLP |
US9818734B2 (en) | 2012-09-14 | 2017-11-14 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming build-up interconnect structures over a temporary substrate |
US9978654B2 (en) | 2012-09-14 | 2018-05-22 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming dual-sided interconnect structures in Fo-WLCSP |
US9134343B2 (en) | 2012-09-28 | 2015-09-15 | Intel Corporation | Sort probe gripper |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
DE102013211405B4 (en) * | 2013-06-18 | 2020-06-04 | Infineon Technologies Ag | METHOD FOR PRODUCING A SEMICONDUCTOR MODULE |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
CN103500714B (en) * | 2013-09-30 | 2016-01-20 | 中南大学 | A kind of lead-in wire of laser manufacture break that utilizes becomes arc method |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9893017B2 (en) | 2015-04-09 | 2018-02-13 | STATS ChipPAC Pte. Ltd. | Double-sided semiconductor package and dual-mold method of making same |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
TWI578697B (en) * | 2015-12-07 | 2017-04-11 | 穩懋半導體股份有限公司 | Protection structure for semiconductor device package |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
KR102091813B1 (en) * | 2019-03-04 | 2020-03-20 | (주)디팜스테크 | Partially heat treated miniature semiconductor burn-in test socket contact pins and mamufacturing method thereof |
JP6966815B2 (en) * | 2019-05-20 | 2021-11-17 | 株式会社新川 | Pin-shaped wire forming method and wire bonding equipment |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4667219A (en) * | 1984-04-27 | 1987-05-19 | Trilogy Computer Development Partners, Ltd. | Semiconductor chip interface |
WO1990011629A1 (en) * | 1989-03-17 | 1990-10-04 | Cray Research, Inc. | Memory metal electrical connector |
US5067007A (en) * | 1988-06-13 | 1991-11-19 | Hitachi, Ltd. | Semiconductor device having leads for mounting to a surface of a printed circuit board |
US5130768A (en) * | 1990-12-07 | 1992-07-14 | Digital Equipment Corporation | Compact, high-density packaging apparatus for high performance semiconductor devices |
US5158467A (en) * | 1991-11-01 | 1992-10-27 | Amp Incorporated | High speed bare chip test socket |
WO1995014314A1 (en) * | 1993-11-16 | 1995-05-26 | Formfactor, Inc. | Contact structure for interconnections, interposer, semiconductor assembly and method |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11629A (en) * | 1854-08-29 | Improved governor for | ||
NL113327C (en) * | 1956-10-31 | 1900-01-01 | ||
US3227933A (en) * | 1961-05-17 | 1966-01-04 | Fairchild Camera Instr Co | Diode and contact structure |
US3266137A (en) * | 1962-06-07 | 1966-08-16 | Hughes Aircraft Co | Metal ball connection to crystals |
US3381081A (en) * | 1965-04-16 | 1968-04-30 | Cts Corp | Electrical connection and method of making the same |
US3894671A (en) * | 1971-01-06 | 1975-07-15 | Kulicke & Soffa Ind Inc | Semiconductor wire bonder |
JPS5851425B2 (en) * | 1975-08-22 | 1983-11-16 | 株式会社日立製作所 | Hand tie souchi |
JPS589330A (en) * | 1981-07-08 | 1983-01-19 | Toshiba Corp | Bonding method |
US4434347A (en) * | 1981-08-19 | 1984-02-28 | Fairchild Camera And Instrument Corporation | Lead frame wire bonding by preheating |
JPS6341037A (en) * | 1986-08-06 | 1988-02-22 | Mitsubishi Electric Corp | Wire bonding device |
US4873123A (en) * | 1986-10-06 | 1989-10-10 | International Business Machines Corporation | Flexible electrical connection and method of making same |
US5293073A (en) * | 1989-06-27 | 1994-03-08 | Kabushiki Kaisha Toshiba | Electrode structure of a semiconductor device which uses a copper wire as a bonding wire |
US5302891A (en) * | 1991-06-04 | 1994-04-12 | Micron Technology, Inc. | Discrete die burn-in for non-packaged die |
US5266912A (en) * | 1992-08-19 | 1993-11-30 | Micron Technology, Inc. | Inherently impedance matched multiple integrated circuit module |
US5366589A (en) * | 1993-11-16 | 1994-11-22 | Motorola, Inc. | Bonding pad with circular exposed area and method thereof |
-
1994
- 1994-11-07 US US08/335,262 patent/US5495667A/en not_active Expired - Lifetime
-
1995
- 1995-11-06 KR KR1019970703032A patent/KR100290625B1/en not_active IP Right Cessation
- 1995-11-06 WO PCT/US1995/014482 patent/WO1996014659A1/en active IP Right Grant
- 1995-11-06 AU AU42322/96A patent/AU4232296A/en not_active Abandoned
- 1995-11-06 JP JP08515500A patent/JP3133341B2/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4667219A (en) * | 1984-04-27 | 1987-05-19 | Trilogy Computer Development Partners, Ltd. | Semiconductor chip interface |
US5067007A (en) * | 1988-06-13 | 1991-11-19 | Hitachi, Ltd. | Semiconductor device having leads for mounting to a surface of a printed circuit board |
WO1990011629A1 (en) * | 1989-03-17 | 1990-10-04 | Cray Research, Inc. | Memory metal electrical connector |
US5130768A (en) * | 1990-12-07 | 1992-07-14 | Digital Equipment Corporation | Compact, high-density packaging apparatus for high performance semiconductor devices |
US5158467A (en) * | 1991-11-01 | 1992-10-27 | Amp Incorporated | High speed bare chip test socket |
WO1995014314A1 (en) * | 1993-11-16 | 1995-05-26 | Formfactor, Inc. | Contact structure for interconnections, interposer, semiconductor assembly and method |
Non-Patent Citations (1)
Title |
---|
H.W. LORBER ET AL.: "Non-Adhering Probe for Contacting Solder Pads", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 26, no. 1, NEW YORK US, pages 251 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7368924B2 (en) | 1993-04-30 | 2008-05-06 | International Business Machines Corporation | Probe structure having a plurality of discrete insulated probe tips projecting from a support surface, apparatus for use thereof and methods of fabrication thereof |
US6452406B1 (en) | 1996-09-13 | 2002-09-17 | International Business Machines Corporation | Probe structure having a plurality of discrete insulated probe tips |
US6528984B2 (en) | 1996-09-13 | 2003-03-04 | Ibm Corporation | Integrated compliant probe for wafer level test and burn-in |
US7282945B1 (en) | 1996-09-13 | 2007-10-16 | International Business Machines Corporation | Wafer scale high density probe assembly, apparatus for use thereof and methods of fabrication thereof |
US6555849B1 (en) | 1998-05-12 | 2003-04-29 | Infineon Technologies Ag | Deactivatable thyristor |
DE10017746A1 (en) * | 2000-04-10 | 2001-10-18 | Infineon Technologies Ag | Electronic component with microscopic contact surfaces and process for its manufacture |
US6946725B2 (en) | 2000-04-10 | 2005-09-20 | Infineon Technologies Ag | Electronic device having microscopically small contact areas and methods for producing the electronic device |
DE10017746B4 (en) * | 2000-04-10 | 2005-10-13 | Infineon Technologies Ag | Method for producing an electronic component with microscopically small contact surfaces |
Also Published As
Publication number | Publication date |
---|---|
US5495667A (en) | 1996-03-05 |
JPH10507878A (en) | 1998-07-28 |
KR970707577A (en) | 1997-12-01 |
KR100290625B1 (en) | 2001-08-07 |
JP3133341B2 (en) | 2001-02-05 |
AU4232296A (en) | 1996-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5495667A (en) | Method for forming contact pins for semiconductor dice and interconnects | |
US6653170B1 (en) | Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit | |
US7142000B2 (en) | Mounting spring elements on semiconductor devices, and wafer-level testing methodology | |
US5994152A (en) | Fabricating interconnects and tips using sacrificial substrates | |
US6246247B1 (en) | Probe card assembly and kit, and methods of using same | |
US8373428B2 (en) | Probe card assembly and kit, and methods of making same | |
KR100278093B1 (en) | Method of Mounting Resilient Contact Structures to Semiconductor Devices | |
KR100252457B1 (en) | Cantilever beams and manufacturing method of interconnects factor using sacrificial substrates | |
US5974662A (en) | Method of planarizing tips of probe elements of a probe card assembly | |
US6624648B2 (en) | Probe card assembly | |
US5884398A (en) | Mounting spring elements on semiconductor devices | |
EP0792463B1 (en) | Mounting spring elements on semiconductor devices | |
KR960006967B1 (en) | Method for bonding lead with electrode of electronic device | |
WO1998050953A1 (en) | Electronic component having resilient contact elements at areas remote from corresponding terminals | |
JP2002509640A (en) | Ribbon core interconnect element | |
EP0792462B1 (en) | Probe card assembly and method of using the same | |
EP1610132B1 (en) | Fabricating interconnects using sacrificial substrates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TT UA UG UZ VN |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1019970703032 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1019970703032 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019970703032 Country of ref document: KR |