WO1996032724A1

WO1996032724A1 - High performance method of and system for selecting one of a plurality of ic chips while requiring minimal select lines

Info

Publication number: WO1996032724A1
Application number: PCT/US1996/005107
Authority: WO
Inventors: Petro Estakhri; Mahmud Assar
Original assignee: Lexar Microsystems, Inc.
Priority date: 1995-04-11
Filing date: 1996-04-11
Publication date: 1996-10-17
Also published as: IL117881A; US5818350A; IL117881A0

Abstract

A circuit is provided for selecting one of plurality of integrated circuit chips with a minimum number of chip select signal lines. A first embodiment includes a plurality of paired address lines; each line in each pair provides a logical complementary signal. Only a selected one of the lines of each pair is coupled to integrated circuit. Each of the integrated circuits is coupled to a unique combination of these selected lines of the pairs. In a second embodiment a select signal is clocked by a controller from one of the integrated circuits to the next in a fashion similar to a shift register. Once the select signal is present in the desired integrated circuit, the controller then provides an enable signal to all the integrated circuits which enables only that desired integrated circuit. In yet another embodiment, the address lines are also used as chip select signal lines, one address line for each integrated circuit. A Chip_select_clock_enable line is used to toggle the chip select signal to the desired device. In a preferred embodiment, a unique value is stored in a register on each integrated circuit. A controller places the unique value of a desired integrated circuit onto a bus. A comparator in each integrated circuit determines which chip has been selected. The controller then provides a chip select signal to activate the desired integrated circuit.

Description

HTGH PERFORMANCE METHOD OF AND SYSTEM FOR

SELECTING ONE OF A PLURALITY OF IC CHIPS WHILE

REQUIRING MINIMAL SELECT LINES

Field of the Invention

This invention relates to the field of circuits for selecting one of a plurality of integrated circuit devices. More particularly, this invention relates to a chip select method and apparatus that reduces the number of chip select lines while -nini-mizing the impact on system performance.

Background of the Invention

It is well known that many integrated circuits are designed to include a chip select input. Chip select signals are used to conveniently control which integrated circuit is capable of controlling a signal bus. A common example of the use of chip select signals is for a memory card for use in a computer system Figure 1 shows such a system. The system includes n commercially available memory chips, such as 256K DRAMs 10, 12 through 16. Each of these memory chips 10-16 are bi-directionally coupled to a data bus 18. Data can be written to one of the memory chips 10-16 from the data bus 18, or read from one of the memory chips onto the data bus. It should be apparent to persons of ordinary skill in the art that these techniques arc equally applicable to all types of memory chips including SRAMs, VRAMs, ROMs, PROMs, EPROMs, EEPROMs, and Rash Memory. If more than one of the memory chips is able to communicate with the data bus at a time, it would not be possible to control what data is read onto the bus. These techniques can also be applied to chip select signals for logic circuits in addition to memory circuits.

To overcome such problems, prior designers of memory chips and memory board utilized chip select signal lines 20, 22 through 26. Consider the memory chip 12 for example. The input/output circuit of the memory chip 12 is disabled except during the time that its chip select signal 22 is activated. For the design of a memory board, each memory chip 10-16 includes a chip select signal line 22-26. Only one of the chip select signal lines 20-26 is activated at a time. This prevents more than one of the memory chips 10-16 from providing data to or receiving data from the memory bus 18.

In one class of prior art memory board designs, at least a portion of an address would be provided by a controller integrated circuit 28 to a decoding circuit 30. Based upon the address, the decoder 30 activates one and only one of the chip select signal lines 20-26. One common circuit for achieving this result includes a plurality of multiple input AND gates 40, 42 and 46 which are used as decoders. Each one of the AND gates is configured to receive and decode a selected combination of the address lines from the controller 28. Unfortunately, with a system such as shown in Figure 1, in addition to the decoder 30 considerable area on a printed circuit board is consumed by the chip select signal lines 22-26.

Figure 2 shows a block diagram of an alternate prior art system from that of Figure 1. Those elements that are common in any of the various figures are labeled with identical reference numerals. According to the class of designs shown in Figure 2, the controller circuit 28 and the decoder 30 are combined into a single controller/decoder integrated circuit 32. The controller/multiplexer integrated circuit 32 includes a plurality of multiple input AND gates 50, 52, 54 and 56. Each one of the AND gates is configured to receive a combination of the address lines from other circuitry within the controller/decoder 32. The design of Figure 2 demonstrates a possible improvement over the design of Figure 1 if the controller has sufficient pins to provide all the necessary chip select lines. However, an integrated circuit built according to Figure 2 requires additional pins. Generally, integrated circuits are pin limited. Further, even a system built according to the design of Figure 2 suffers from the loss of area on the printed circuit board due _.to the multiple chip select lines 20-26.

As can readily be seen from the drawings of Figures 1 and 2, the memory devices are coupled from the controller by an address bus and also by an appropriate chip select line. In the example, there are 32 memory devices so that there are 32 chip select lines. If the memory devices contain 256K addressable locations, then the address bus contains 18 address lines.'

Summary of the Invention

A circuit is provided for selecting one of plurality of integrated circuit chips with a minimum number of chip select signal lines. A first embodiment includes a plurality of paired address lines; each line in each pair provides a logical complementary signal. Only a selected one of the lines of each pair is coupled to integrated circuit. Each of the integrated circuits is coupled to a unique combination of these selected lines of the pairs. In a second embodiment the address lines are also used as chip select signal lines, one address line for each integrated circuit. A Chip_select_clock_enable line is used to toggle the chip select signal to the desired device. In yet another embodiment, a select signal is clocked by a controller from one of the integrated circuits to the next in a fashion similar to a shift register. Once the select signal is present in the desired integrated circuit, the controller then provides an enable signal to all the integrated circuits which enables only that desired integrated circuit. In a preferred embodiment, a unique value is stored in a register on each integrated circuit. A controller places the unique value of a desired integrated circuit onto a bus. A comparator in each integrated circuit determines which chip has been selected. The controller then provides a chip select signal to activate the desired integrated circuit.

Brief Description of the Drawings

Figure 1 shows a block diagram of a prior art chip select system.

Figure 2 shows a block diagram of an alternate prior art chip select system. Figure 3 shows a block diagram of a first embodiment of the present invention.

Figure 4 shows a block diagram of a second embodiment of the present invention.

Figure 5 shows a block diagram of a third embodiment of the present invention.

Figure 6 shows a block diagram of a fourth and preferred embodiment of the present invention.

Detailed Description of the Preferred Embodiment

Figure 3 shows a first embodiment of the present invention. A memory controller 60 includes logic circuits for generating a plurality of address output signals. According to this embodiment, the address signals and their respective complements are coupled onto a chip select adtlress bus 62. Only those address lines necessary for activating the appropriate one of a plurality memory devices 64, 66 through 68 are coupled to each respective memory device 64-68. Each memory device includes a chip select circuit that senses the chip select address and generates a chip select signal within an appropriate one of the memory devices 64-68. One design for the chip select circuit comprises an n-input AND gate 70, 72 through 74. By coupling each of the memory devices 64-68 to a unique set of the lines of the chip select address bus 62, each of the memory devices 64-68 are uniquely addressable. As an example, assume that there are 32 memory devices 64-68. In a system built according to the prior art 32 chip select lines would be required to achieve the goal of activating only one of the 32 memory devices 64-68. However, building a system according to the embodiment of the present invention requires only ten lines in the chip select address bus 62. Less than one-third the number of lines are required to select among 32 memory devices using this embodiment of the present invention than with the prior art. This embodiment of the present invention provides for ten signal lines in the chip select address bus 62. This allows a memory board designer to use identical memory devices 64- 68 in all of the sockets on the board. Figure 4 shows a second embodiment of the present invention. A controller 100 is coupled for controlling among other things the selection of a particular one of a plurality of memory devices 102, 104 through 106. An address bus or data bus is controlled by the controller 100. Here the controller 100 multiplexes the chip select and address functions over the single bus. Once the appropriate chip select signal 101 is provided over the correct address line, the controller provides a chip_select_clock signal 103 which stores the information in the appropriate latch 108-112. The output of each latch is coupled to a two input AND gate 114, 116 through 118. Once the chip select signal 101 is held by its appropriate latch, the controller 100 then provides a clock signal in parallel to all the AND gates 114-118. By multiplexing the chip select and address function, all the chip select lines are effectively eliminated. This circuit limits the number of devices which can be selected amongst to the number of address lines. However, this embodiment provides the distinct advantage of allowing backward compatibility, i.e., if the pinout of an integrated circuit built according to this embodiment is the same as a prior art circuit and used in a system manufactured according to the present standard, the system will operate properly. Figure 5 shows a third embodiment of the present invention. In this embodiment, the controller 80 includes circuits for selecting only one of a plurality of memory devices 82, 84 through 86. Each of the memory devices according to the present invention is configured to include a D-type flip flop 88, 90 through 92. The chip_enable signal 201 is asserted activating all the chips 82, 84 through 86. The D input 200 of the flip flop 88 of the first memory device is coupled to receive a D signal 200 from the controller 80. The input of each successive flip flop 90-92 is coupled to receive its input from the output q of the preceding latch. The controller 80 generates a D_m output that is coupled to a first memory device 82. Depending upon which memory device 82-86 is to be selected, the controller provides a predetermined number of chip_select_shift_clock signals 202 generated by the controller 80 to transfer the D signal through the latches 88-92 in a fashion similar to a shift register. The chip_select_shift_clock signal 202 output of the controller 80 is coupled in parallel to all the flip flops 88-92. Once the D signal is loaded into the appropriate flip flop 88-92, the controller 80 then provides a chip select enable signal in parallel to all the memory devices 82-86. The chip select enable signal is coupled in parallel to a two input AND gate 94, 96 and 98 in each of the memory devices and to an inverted reset for all the flip flop 88-92. The output of each flip flop 88-92 is coupled to its respective AND gate 94-98. The output of the appropriate AND gate 94-98 in the memory device 82-86 to which the D signal has been transferred will generate a chip select signal for the circuit upon assertion of the chip select enable signal by the controller 80.

If the D signal were left in its present position after a memory access, it may be possible to have two chips selected on a subsequent access. To avoid having two chips simultaneously accessed, the chip select enable also resets each flip flop 88-92 after each access as the chip select enable signal is deasserted. This embodiment has the distinct advantage of requiring only three signal lines for selecting the desired memory device. The only modest drawback is that the memory access performance of the system will slow by the number of chip_select_clock signals necessary to enable, the desired memory device 82- 86. This embodiment will be preferred for those systems where minimizing circuit board area is critical.

Figure 6 shows a block diagram of the preferred embodiment of the present invention. A controller circuit 150 is coupled for controlling among other things the selection of a particular one of a plurality of memory devices 160, 162 through 164. Each of the memory devices 160-164 includes an n-bit register 170, 172 through 174, and an n- bit comparator 180, 182, 184, respectively. The controller 150 includes a data bus output that is coupled in parallel to all the inputs of the registers 170-176 and the comparators 180-184. Each of the registers also includes a clock input for receiving a clock signal 301 and an enable input for receiving an enable signal. The first enable signal enO 302 is generated by the controller 150, the remaining enable signals are generated by the preceding device. The controller 150 is configure to generate the clock signal 301 for the clock inputs. Each of the memory devices also includes a D-type flip flop 140, 142 through 146, each having a clock input 300A through 300N, coupled in parallel to the clock input of its respective register 170-174 and a D input coupled in parallel with the enable input of its respective register 170-174. For the first memory device 160, the enable signal of the register 170 and the D input of the flip flop 140 are coupled under control of the controller 150. For the remaining memory devices the enable input of the register and the D input of the flip flop are the output of the flip flop from the preceding memory device. The output of each comparator 180-184 is coupled to the input of a D-type flip flop 190, 192 through 194, respectively. The clock input of the flip flops 190-194 are coupled in parallel to a chip select signal output of the controller 150. The output of the flip flops 190-194 are the chip select signals of their respective memory devices 160-164.

Upon a power up or reset signal, the controller 150 places a predetermined first value onto the data bus. The controller 150 then provides an enable signal 302 and a clock signal 301 to load the first value into the register 170 of the first memory device 160. The clock signal 301 is then de-asserted and a predetermined second value is placed by the controller 150 onto the data bus. When the controller 150 reasserts the clock signal 301, the flip flop 140 of the first memory device provides an enable signal 303 to the register 172 in the second memory device 162 and transfers the enable signal to the flip flop 142 in the second memory device. In this way each of the registers 170-174 are loaded with a unique predetermined value.

Once these values are stored, the controller 150 can then appropriately control the memory devices 160-164 for memory operations. To select a particular device, the controller first places the appropriate predetermined value onto the data bus. In each of the memory devices 160-164, that value is compared to the value stored in the respective registers 170^174 in the comparators 180-184. For the desired memory device, the output of the comparator will be a logical "1". Then the controller 150 provides a chip select signal 300 to all the flip flops 190-194. Only the flip flop 190-194 in the desired memory device 160-164 when the output of the appropriate comparator 180-184 is high will be able to provide a chip select signal to its respective memory device 160-164. Using this preferred embodiment, if there are m signal lines in the data bus, the system can accommodate 2^m memory devices. This provides a significant improvement over the prior art. Further, there is no performance degradation. The controller 150 need merely place the appropriate predetermined value onto the data bus before the clock signal 301 and chip select signal 300 are required.

This invention has been described relative to specific embodiments. Modifications that become apparent to persons of ordinary skill in the art only after reading this document are deemed within the spirit and scope of this invention.

Claims

C L A I M SWhat is claimed is:

1. A circuit for selecting one of a plurality of integrated circuits comprising: a. a controller circuit including an output select bus, the controller further including a circuit for generating a unique address of a desired one of the plurality of integrated circuits and coupling it to the bus; and b. a plurality of selection circuits, one in each of the plurality of integrated circuits for decoding the unique address for activating the integrated circuit.

2. The circuit according to claim 1 wherein the output select bus comprises a plurality of paired signal lines, wherein each line is a pair of signal lines includes a logical complementary signal, and further wherein the selection circuit comprises uniquely coupling each of the integrated circuits to a unique combination of one line only of each one of the paired signal lines.

3. The circuit according to claim 1 wherein each of the plurality of selection circuits includes a register for storing one of the unique addresses and a comparing circuit for comparing the a value stored in the register to the address coupled to the bus.

4. The circuit according to claim 3 further comprising means for loading the registers.

5. The circuit according to claim 4 wherein the means for loading the registers includes a sequencing circuit for sequentially enabling the registers so that each register is loaded by the controller circuit in sequence.

6. The circuit according to claim 5 wherein the sequencing circuit comprises a plurality of D-type flip flops, one coupled to each register wherein each flip flop is coupled to provide an enabling signal to a successive flip flop.

7. A circuit for selecting one of a plurality of integrated circuits comprising: a. a controller for providing an enable pulse, clock signals and a chip select signal; and b. a plurality of integrated circuits, each circuit having a sequential selecting circuit, wherein a first sequential selecting circuit is coupled to receive the enable pulse from the controller and each successive sequential selecting circuit is coupled to receive the enable pulse in sequence, such that the enable pulse is clocked through the integrated circuits to an appropriate one of the integrated circuits wherein a chip select signal is provided.

8. A circuit for selecting one of a plurahty of integrated circuits comprising: a. a controller for providing an enable pulse, clock signals, a chip select pulse and an address; b. an address bus having a plurahty of signal lines, the address bus coupled to the controller; and c. a plurahty of integrated circuits, each circuit coupled to the address bus and having a selecting circuit coupled to only one of the lines, wherein the controller first couples a chip select signal to one of the lines in the address bus, each integrated circuit is also coupled to receive the enable pulse from the controller for coupling the chip select signal to the appropriate one of the selecting circuits and then each integrated circuit receives the chip select pulse which activates only an appropriate one of the integrated circuits.