WO1996038773A3 - Integrated primary bus and secondary bus controller with reduced pin count - Google Patents

Integrated primary bus and secondary bus controller with reduced pin count Download PDF

Info

Publication number
WO1996038773A3
WO1996038773A3 PCT/US1996/007629 US9607629W WO9638773A3 WO 1996038773 A3 WO1996038773 A3 WO 1996038773A3 US 9607629 W US9607629 W US 9607629W WO 9638773 A3 WO9638773 A3 WO 9638773A3
Authority
WO
WIPO (PCT)
Prior art keywords
bus
pin count
controller
reduced pin
bus controller
Prior art date
Application number
PCT/US1996/007629
Other languages
French (fr)
Other versions
WO1996038773A2 (en
Inventor
David Scott Weinmann
William Vincent Miller
Original Assignee
Nat Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nat Semiconductor Corp filed Critical Nat Semiconductor Corp
Priority to DE69619623T priority Critical patent/DE69619623T2/en
Priority to EP96916604A priority patent/EP0775347B1/en
Publication of WO1996038773A2 publication Critical patent/WO1996038773A2/en
Publication of WO1996038773A3 publication Critical patent/WO1996038773A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Abstract

The pin count of an integrated ISA-type bus controller and PCMCIA-type bus controller is reduced by utilizing a single external bus which supports both ISA-type and PCMCIA-type devices, and by placing control over the bus with the controller that controls the device that corresponds with the input address ADD.
PCT/US1996/007629 1995-05-26 1996-05-23 Integrated primary bus and secondary bus controller with reduced pin count WO1996038773A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE69619623T DE69619623T2 (en) 1995-05-26 1996-05-23 INTEGRATED PRIMARY AND SECONDARY BUS CONTROL UNIT WITH A REDUCED PIN NUMBER
EP96916604A EP0775347B1 (en) 1995-05-26 1996-05-23 Integrated primary bus and secondary bus controller with reduced pin count

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45142095A 1995-05-26 1995-05-26
US08/451,420 1995-05-26

Publications (2)

Publication Number Publication Date
WO1996038773A2 WO1996038773A2 (en) 1996-12-05
WO1996038773A3 true WO1996038773A3 (en) 1997-03-13

Family

ID=23792130

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/007629 WO1996038773A2 (en) 1995-05-26 1996-05-23 Integrated primary bus and secondary bus controller with reduced pin count

Country Status (5)

Country Link
US (1) US5790884A (en)
EP (1) EP0775347B1 (en)
KR (1) KR100365169B1 (en)
DE (1) DE69619623T2 (en)
WO (1) WO1996038773A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2976850B2 (en) * 1995-07-13 1999-11-10 日本電気株式会社 Data processing device
US6044412A (en) * 1997-10-21 2000-03-28 Vlsi Technology, Inc. Integrated circuit pin sharing method and apparatus for diverse memory devices by multiplexing subsets of pins in accordance with operation modes
JP2001022680A (en) * 1999-07-06 2001-01-26 Seiko Epson Corp Computer peripheral device
US6519670B1 (en) * 2000-02-04 2003-02-11 Koninklijke Philips Electronics N.V. Method and system for optimizing a host bus that directly interfaces to a 16-bit PCMCIA host bus adapter
JP4455593B2 (en) * 2004-06-30 2010-04-21 株式会社ルネサステクノロジ Data processor
TWI270815B (en) * 2004-11-10 2007-01-11 Mediatek Inc Pin sharing system
US9201790B2 (en) * 2007-10-09 2015-12-01 Seagate Technology Llc System and method of matching data rates
US11399234B2 (en) 2011-12-23 2022-07-26 Shenzhen Shokz Co., Ltd. Bone conduction speaker and compound vibration device thereof
US10380060B2 (en) 2016-06-17 2019-08-13 Etron Technology, Inc. Low-pincount high-bandwidth memory and memory bus

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03224366A (en) * 1990-01-30 1991-10-03 Canon Inc Controller for still video camera

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902162A (en) * 1972-11-24 1975-08-26 Honeywell Inf Systems Data communication system incorporating programmable front end processor having multiple peripheral units
US4263650B1 (en) * 1974-10-30 1994-11-29 Motorola Inc Digital data processing system with interface adaptor having programmable monitorable control register therein
US4257095A (en) * 1978-06-30 1981-03-17 Intel Corporation System bus arbitration, circuitry and methodology
US4245307A (en) * 1979-09-14 1981-01-13 Formation, Inc. Controller for data processing system
US4815034A (en) * 1981-03-18 1989-03-21 Mackey Timothy I Dynamic memory address system for I/O devices
US5131081A (en) * 1989-03-23 1992-07-14 North American Philips Corp., Signetics Div. System having a host independent input/output processor for controlling data transfer between a memory and a plurality of i/o controllers
US5204953A (en) * 1989-08-04 1993-04-20 Intel Corporation One clock address pipelining in segmentation unit
US5259006A (en) * 1990-04-18 1993-11-02 Quickturn Systems, Incorporated Method for substantially eliminating hold time violations in implementing high speed logic circuits or the like
US5189319A (en) * 1991-10-10 1993-02-23 Intel Corporation Power reducing buffer/latch circuit
US5254888A (en) * 1992-03-27 1993-10-19 Picopower Technology Inc. Switchable clock circuit for microprocessors to thereby save power
US5404473A (en) * 1994-03-01 1995-04-04 Intel Corporation Apparatus and method for handling string operations in a pipelined processor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03224366A (en) * 1990-01-30 1991-10-03 Canon Inc Controller for still video camera

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Multiple-mode selector for input-output circuitry", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 37, no. 7, July 1994 (1994-07-01), NEW YORK, US, pages 341 - 342, XP002023783 *
PATENT ABSTRACTS OF JAPAN vol. 15, no. 510 (E - 1149) 25 December 1991 (1991-12-25) *

Also Published As

Publication number Publication date
EP0775347A2 (en) 1997-05-28
KR970705084A (en) 1997-09-06
DE69619623D1 (en) 2002-04-11
WO1996038773A2 (en) 1996-12-05
US5790884A (en) 1998-08-04
EP0775347B1 (en) 2002-03-06
KR100365169B1 (en) 2003-05-16
EP0775347A3 (en) 1997-08-13
DE69619623T2 (en) 2002-11-07

Similar Documents

Publication Publication Date Title
GB2282244B (en) Integrated circuit
AUPN802296A0 (en) An input device for controlling a pointer on the screen of a computer
CA2314338A1 (en) Method to prevent spurious operation of a fluorescent lamp ballast
CA2147313A1 (en) Restricted Access Remote Control Unit
AU3100795A (en) Orientation-operated cursor control device
AU1328597A (en) Tactile feedback man-machine interface device
EP0658463A3 (en) Valve control device.
AU5709696A (en) A device for maintaining a passage for urine through the pro state
DE69600301T2 (en) Multi-step valve opening control device
AU7086294A (en) Cursor control device
PL320195A1 (en) Control circuit, incorporating an da converter, for controlling a set mirrors
WO1996038773A3 (en) Integrated primary bus and secondary bus controller with reduced pin count
WO2001047254A3 (en) Television control system
WO1999066724A3 (en) System of apparatus and peripherals
GB2281421B (en) Integrated circuit
GB9811827D0 (en) Device for the control of an engaged state
WO2003041421A3 (en) Optical crossbar switch
EP0580938A3 (en) Duplex communication control device.
WO2003021945A3 (en) A television control device
AU7601694A (en) Pressure control device
TW367434B (en) Simulator unit for simulating of a periphery unit of a module constructed store-programmable controller and its operation method
AU2814089A (en) An input/output section for an intelligent cell which provides sensing, bidirectional communications and control
GB2370866B (en) Device for the control of an engaged state of a clutch
AU5846800A (en) Electronic control device for the operation of safety devices
AU7114694A (en) Control device, parts therefor and methods of making the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): DE KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1019970700549

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 1996916604

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1996916604

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1019970700549

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1996916604

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1019970700549

Country of ref document: KR