WO1996038942A1 - Digital desynchronizer - Google Patents
Digital desynchronizer Download PDFInfo
- Publication number
- WO1996038942A1 WO1996038942A1 PCT/US1996/007780 US9607780W WO9638942A1 WO 1996038942 A1 WO1996038942 A1 WO 1996038942A1 US 9607780 W US9607780 W US 9607780W WO 9638942 A1 WO9638942 A1 WO 9638942A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- mapping
- pointer
- unit
- pointer movement
- jitter
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
Definitions
- the present invention relates in general to telecommunications switches and networks and more particularly to a digital desynchronizer.
- traffic consisting of continuous signals are transported between network elements by mapping the signals into containers.
- the payloads of the containers are passed from the originating point through network elements to the terminating point, they are remapped into other containers that are timed by different clocks.
- the signal is eventually restored from the last container, there are instantaneous periods where the restored data may burst or carry no information.
- desynchronizers are used to create a continuous stream of bits at or close to the originating clock rate.
- Current desynchronizers use elastic storage of information where the storage level of the elastic store device defines the output of a phase lock loop used to regenerate the originating clock.
- desynchronizers control their phase lock loop with the elastic store level, making it difficult to separate out the effects of different types of jitter that exist simultaneously within the stored information. Therefore, it is desirable to have a desynchronizer that is capable of identifying and eliminating the effects of different jitter sources from the payload information.
- a need has arisen for a desynchronizer that identifies jitter from different sources in order to separate out the jitter effects from the payload information.
- a need has also arisen for a desynchronizer that can separately adjust a clock signal for each identified type of jitter.
- a digital desynchronizer is provided that substantially eliminates or reduces disadvantages and problems associated with conventional desynchronizing devices.
- a digital desynchronizer that includes an elastic store unit operable to receive digital data at an asynchronous rate.
- the digital desynchronizer also includes a pointer unit operable to identify a pointer movement and a mapping unit operable to identify mapping jitter in the digital data within the elastic store unit. Identification of pointer movements and mapping jitter are performed independently of each other.
- a clock generator is operable to generate a clock signal and separately adjust the clock signal in response to the pointer movement and the mapping jitter such that digital data can be synchronously transmitted from the elastic store.
- one technical advantage is in independently identifying jitter caused by pointer movements and container mapping and attenuating said jitter independently, each with a unique transfer function.
- Another technical advantage is in separately adjusting a clock signal for the pointer movements and the mapping jitter in order to synchronously transmit the digital data from the elastic store.
- Yet another technical advantage is in adjusting a specific bit position of the clock signal associated with the pointer movement and the container mapping in order to eliminate the jitter caused by both of the sources.
- FIGURE 1 illustrates a block diagram of the digital desynchronizer
- FIGURE 2 illustrates a block diagram of a pointer movement unit and a mapping unit within the digital desynchronizer
- FIGURE 3 illustrates a block diagram of a pointer adjustment controller within the digital desynchronizer.
- FIGURE 1 is a block diagram of a digital desynchronizer 10.
- Digital desynchronizer 10 is used to retime an El signal extracted from a TU12 envelope by an external demapper device. Initially, the El signal was mapped into a VC12 container with VC12 overhead information. The VC12 container was mapped into a TU12 container with TU12 overhead information. The mapping into separate containers occurs during transportation of traffic between network elements in a telecommunications system.
- Digital desynchronizer 10 includes an elastic store unit 12 that receives a DATA IN signal and a GAPPED CLOCK signal from an external demapper device. Information within elastic store unit 12 is transmitted over a DATA OUT signal in response to a SYNC CLOCK signal.
- the SYNC CLOCK signal is generated by a clock generator 14.
- a reference time base for clock generator 14 is supplied by a reference oscillator unit 16.
- Clock generator 14 adjusts the SYNC CLOCK signal in response to independent jitter determinations by a pointer movement unit 18 and a mapping unit 20.
- Pointer movement unit 18 provides a POINTER signal used by clock generator 14 to eliminate jitter caused by pointer movements in response to pointer events identified by and received from the external demapper.
- Mapping unit 20 provides a MAPPING signal used by clock generator 14 to eliminate mapping jitter in response to the information level within elastic store unit 12.
- a demapped data stream extracted from its last container is loaded into elastic store unit 12 over the DATA IN signal by the GAPPED CLOCK signal, each received from the external demapper.
- the GAPPED CLOCK signal usually runs at the rate of the container and, though bursty in nature, has an average rate equal to the desired desynchronized clock.
- Information is clocked out of elastic store unit 12 over the DATA OUT signal with a time base generated by clock generator 14 over the SYNC CLOCK signal.
- clock generator 14 takes the output from reference oscillator unit 16 running at sixteen times the nominal rate and divides the reference signal by sixteen to create each clock pulse.
- clock generator 14 has the ability to alter the width of specified clock pulses to be either 15/16 or 17/16 unit intervals.
- the specific pulse bits which may be altered are determined through the TIMING POSITIONS signal supplied by the external demapper.
- Pointer movement unit 18 and mapping unit 20 determine when and if clock generator 14 alters the width of specific pulse bits of the SYNC CLOCK signal.
- Mapping unit 20 reads the level of elastic store unit 12 at a fixed known period and compares it to the level of elastic store unit 12 measured in the previous interval.
- clock generator 14 must either speed up the SYNC CLOCK signal by using clock pulse bits of 15/16 interval width or slow the SYNC CLOCK signal down using clock pulse bits of 17/16 interval width at specific timing positions of the SYNC CLOCK signal.
- Mapping unit 20 calculates how many altered pulse bits must be created by clock generator 14. Mapping unit 20 determines the number of altered pulse bits based on an algorithm limiting the change in the number of width altering opportunities from one period to the next. This limitation is a direct result of a desired mapping jitter specification for digital desynchronizer 10. Mapping unit 20 supplies the number of width altering opportunities, to be taken at the specific timing positions, to clock generator 14 over the MAPPING signal. The width altering opportunities will be equally spaced over the period of time until the next mapping unit 20 interval.
- mapping unit 20 In order to achieve separation between mapping jitter and pointer movement requirements, mapping unit 20 must make its calculation without accounting for pointer events that may have occurred. When a pointer event occurs, there is an instantaneous change of approximately eight bits in the elastic store level. The occurrence of the pointer event is provided to pointer movement unit 18 by the external demapper over the POINTER EVENTS signal. Pointer movement unit 18 accumulates the pointer occurrences and provides mapping unit 20 with a correction factor to add or subtract from the fill level read from elastic store unit 12. In this manner, mapping jitter and pointer movement jitter can be separately and independently removed from the output of digital desynchronizer 10.
- Pointer movement unit 18 provides clock generator 14 with a POINTER signal such that the accumulated pointer data in elastic store unit 12 can be leaked out.
- the rate at which leaking can occur is defined by a desired jitter specification for pointer events.
- Pointer movement unit 18 provides information indicating how many bit adjustments must be made and in which direction, either plus or minus 1/16.
- Clock generator 14 alters the width of specific pulse bits of the SYNC CLOCK signal in response to the information from pointer movement unit 18.
- the pulse bits that are altered for pointer leaking are identified by the TIMING POSITION signal the from external demapper and are not the same as those identified and reserved for use by mapping unit 20.
- FIGURE 2 is a block diagram of mapping unit 20.
- mapping unit 20 begins by activation of an INITIALIZE signal.
- the INITIALIZE signal is received at a control block 22 and at count 88 block 24.
- Control block 22 generates a CLEAR signal upon receipt of a START OF FRAME signal from the external demapper.
- the CLEAR signal is supplied to elastic store unit 12, to a write counter 26, and a read counter 28.
- Control block 22 also generates an INHIBIT signal that prevents clock synthesizer 14 from running until elastic store unit 12 reaches its initialized level.
- the INHIBIT signal is also used to preset a frequency adjustment lookup table 30 to an inactive state such that its indication to the clock synthesizer 14 gives no offsets in the first adjustment period.
- Control of mapping unit 20 by the INITIALIZE signal deactivates when 88 bits are written into elastic store unit 12.
- Count 88 block 24 determines when 88 bits have been stored in elastic store unit 12 in response to the GAPPED CLOCK signal from the external demapper.
- Count 88 block 24 generates a COUNT 88 signal for control block 22 in order to change the state of the INHIBIT signal and place frequency adjustment lookup table 30 and clock synthesizer 14 into active operation.
- the number 88 was selected as being the minimum required initialized level within elastic store unit 12 that will not yield a buffer underflow regardless of the three byte VC12 overhead gap locations.
- mapping unit 20 When a count of 88 is reached, all circuits within mapping unit 20 are released to run. Data can now be written into and read from elastic store unit 12 at a rate of 2.048 megabits per second. Sampling intervals coincide with a 50 MS SAMPLE signal from the external demapper that triggers the number of counters that supply information to clock synthesizer 14. Initially these counters will have no effect on the process due to the fact that frequency adjustment lookup table 30 was originally clear. Frequency adjustment lookup table 30 provides clock synthesizer 14 with the indication of how to adjust its clock count. Initially, frequency adjustment lookup table 30 provides a default signal at a continuous divide by sixteen rate.
- a level counter 32 calculates a target elastic store level.
- the target level of elastic store unit 12 is dependent on the phase change in the VC12 frame with respect to the TU12 frame.
- the nominal or ideal level of elastic store unit 12 at any point in time is a function of the relative phase relationship between the TU12 and VC12 frames.
- the monitored level of elastic store unit 12 is at a minimum when the TU12 overhead gap byte follows a third byte of the VC12 overhead gap. This is based on the fact that the occurrence of a maximum four byte gap maximizes the depletion of elastic store unit 12 since there are no intervening payload bytes to add.
- the level of elastic store unit 12 should be equal to the minimum initial reserve.
- Level counter 32 performs an algorithm that determines the target level of elastic store unit 12.
- Level counter 32 receives an END OF VC12 GAP signal that clears its counter.
- level counter 32 adds 0.6875 bits, or 0.1011 2 binary, to its count in response to the GAPPED CLOCK signal.
- level counter 32 decrements its count by 7.3125 bits, or 111.0101 2 binary, in response to a GAP BYTE signal from the external demapper.
- level counter 32 stops performing adjustments to its count.
- the increment and decrement count values were determined by taking an average byte movement, arising from a pointer movement, for 35 VC12 bytes each carrying 256 El bits. Since this value comes to 256/35 « 7.314 bits which is not readily convertible to binary form, the increment value was adjusted to offset the difference between the desired byte movement of 7.314 bits and the binary representation of 7.3125 bits.
- the target level of elastic store unit 12 determined by level counter 32 is compared to write counter 26 and read counter 28 by a discriminator 34.
- Discriminator 34 compares the write and read counts to find a fill level for elastic store unit 12. This fill level is compared to the target level of elastic store unit 12 calculated by level counter 32.
- the target level is determined by reading the count stored in level counter 32, subtracting out the number currently stored within pointer movement unit 18 received from a POINTER ADJUST signal in order to mask out the effects of pointer movements, and adding a forty-bit margin as a result of the effects of bit stuffing, pointer adjustments, and clock differences.
- the result of this comparison yields a new frequency correction that is provided by discriminator 34 to frequency adjustment lookup table 30.
- Frequency adjustment lookup table 30 is programmed to provide the direction and frequency of corrections in response to a FREQUENCY CORRECTION signal from discriminator 34. Frequency adjustment lookup table 30 provides a direction of the correction to clock synthesizer 14. The frequency of the correction is translated as a frame interval and supplied to a divide by N COUNTER 36. Divide by N COUNTER 36 divides the frame count down by a modulus N and provides an ADJUSTED FRAME signal to clock synthesizer 14 that indicates when the appropriate frame has been reached. Clock synthesizer 14 makes a correction in the current frame in response to the ADJUSTED FRAME signal and modifies one pulse bit in the frame. A bit counter 38 determines which pulse bit in the frame is to be modified. In this example, clock synthesizer 14 modifies the eighth bit of the frame.
- an adjustment counter 40 counts the actual number of adjustments made in the sampling interval.
- frequency adjustment lookup table 30 supplies an interval count, a rounding up of the number is performed to guarantee that the correct number of corrections can be made.
- Adjustment counter 40 halts the operation of divide by N counter 36 before too many corrections are produced in response to a FRAMES TO ADJUST signal from frequency adjustment lookup table 30 and the ADJUSTED FRAME signal from divide by N counter 36.
- Clock synthesizer 14 divides a source clock from reference oscillator unit 16 by 15, 16, or 17 in response to the frequency and direction of corrections necessary to eliminate the mapping jitter.
- Discriminator 34 provides an additional signal to clock synthesizer 14.
- An OVERFLOW ENABLE signal becomes active whenever elastic store unit 12 is approaching its capacity either positive or negative.
- clock synthesizer 14 will perform adjustments on every frame until the level of elastic store unit 12 is brought back to a safe level. This condition can happen if the input clock is out of specification or its frequency is changing at an excessive rate. During this condition, characteristics of the SYNC CLOCK signal will be out of specified tolerances, but no data will be lost. Preferably a level of approximately ten bits from the overflow/underflow condition is used. This provides sufficient margin for a reasonable offset of about one hertz per second.
- FIGURE 3 is a block diagram of pointer movement unit 18.
- Pointer movement unit 18 receives a POINTER EVENT signal and a POINTER DIRECTION signal at a pointer movement counter 50 from the external demapper whenever a pointer movement occurs.
- Pointer movement counter 50 will either add or subtract 7 and 7/16 bits, 111.0111 2 in binary, from its current value according to the value of the POINTER DIRECTION signal. The value of 7 and 7/16 bits for pointer movements was chosen for ease of binary arithmetics and rounding off purposes.
- Pointer movement counter 50 supplies a CORRECTION signal to clock synthesizer 14 in order to make a 1/16 bit correction in the direction designated by the POINTER DIRECTION signal.
- the bit correction is made to the 136th El bit after the start of the frame and is determined by the COUNT 136 signal received from bit counter 38 of mapping unit 20 at a clock enable block 52.
- the selection of the 136th bit was made as being 1/2 frame away from the correction bit made for the mapping jitter. After bit counter 38 reaches a count of 136, it may continue to free run as long as it is designed not to wrap around to a count of eight before the next frame starts.
- Clock enable block 52 provides a CLK signal to pointer movement counter 50 in order to generate the CORRECTION signal to clock synthesizer 14.
- the clock synthesizer compares the adjusted polarity of the 136th bit with the adjusted polarity of the 8th bit.
- pointer mapping unit 18 provides a control signal for clock enable block 52 in order to supply the CLK signal to pointer movement counter 50.
- the START OF FRAME signal from the external demapper is received at a divide by four block 54.
- Divide by four block 54 processes the start of frame signal in order to obtain a MULTIFRAME indication signal.
- the MULTIFRAME indication signal is provided to a multi-frame counter 56 and an adjustment counter 58.
- Multi-frame counter 56 generates a twenty-four microsecond signal for adjustment counter 58.
- Adjustment counter 58 counts up to the value found within an adjustment end count register 60.
- a comparator 62 compares the value within adjustment counter 58 to the value within adjustment end count register 60. Once adjustment counter 58 reaches the value of adjustment end count register 60 as determined by comparator 62, the value within adjustment counter 58 is cleared. Initially, the value of adjustment end count register 60 starts at zero and is updated every 24th subframe based on the count of an interval counter 64. For the first seven intervals, the value of adjustment end counter register 60 is increased in response to a lower comparator 66. For the intervals from 7 to 17, the value of adjustment end count register 60 does not change. After the 17th interval, the value of adjustment end count register 60 is decremented in response to high order comparator 68. When the value within pointer movement counter 50 reaches zero, multi-frame counter 56 and adjustment end count register 60 are cleared to zero by a non-zero pointer count signal.
- the effect of the CLK signal to pointer movement counter 50 is to increment or decrement the counter's contents by l/17th of a bit.
- the direction of the process is always towards zero corresponding to the direction of the CORRECTION SIGNAL for clock synthesizer 14. If pointer movement counter 50 initially has one pointer movement 7, or 111.0111 2 , pointer movement counter 50 will be cleared out after subtracting 0.0001 2 one hundred and nineteen times corresponding to the number of corrections required to leak out pointer adjustments. Clock synthesizer 14 spreads out this number of corrections across the entire set of frames. One hundred and nineteen corrections were chosen to provide a uniform ramping up and ramping down over an acceptable adjustment interval.
- a digital desynchronizer includes a mapping unit and a pointer movement unit that independently identify mapping jitter and pointer adjustments.
- the mapping unit and the pointer movement unit provide signals to a clock synthesizer in order that the clock synthesizer can generate a synchronization clock signal, that approximates the source clock, to transmit data from an elastic store unit.
- the clock synthesizer adjusts a specific bit position to compensate for mapping jitter identified by the mapping unit.
- the clock synthesizer also adjusts a separate bit position in response to pointer adjustments identified by the pointer movement unit. In this manner, the digital desynchronizer provides a separate facility for leaking out pointer adjustments independent of the jitter caused by desynchronizing the effects of mapping.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP96919005A EP0830760B1 (en) | 1995-05-31 | 1996-05-24 | Digital desynchronizer |
AU61462/96A AU6146296A (en) | 1995-05-31 | 1996-05-24 | Digital desynchronizer |
DE69634124T DE69634124T2 (en) | 1995-05-31 | 1996-05-24 | DIGITAL DESYNCHRONIZER |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/456,235 | 1995-05-31 | ||
US08/456,235 US5699391A (en) | 1995-05-31 | 1995-05-31 | Digital desynchronizer |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1996038942A1 true WO1996038942A1 (en) | 1996-12-05 |
Family
ID=23812001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/007780 WO1996038942A1 (en) | 1995-05-31 | 1996-05-24 | Digital desynchronizer |
Country Status (7)
Country | Link |
---|---|
US (2) | US5699391A (en) |
EP (1) | EP0830760B1 (en) |
KR (1) | KR19990022276A (en) |
CN (1) | CN1192306A (en) |
AU (1) | AU6146296A (en) |
DE (1) | DE69634124T2 (en) |
WO (1) | WO1996038942A1 (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9323187D0 (en) * | 1993-11-10 | 1994-01-05 | Northern Telecom Ltd | Pointer justification even leak control |
US5933432A (en) * | 1996-08-23 | 1999-08-03 | Daewoo Telecom, Ltd. | Mapping apparatus for use in a synchronous multiplexer |
JP3849891B2 (en) * | 1996-09-09 | 2006-11-22 | ソニー株式会社 | Filter device and wireless communication terminal device |
KR100188228B1 (en) * | 1996-11-21 | 1999-06-01 | 서평원 | Timing supply circuit of duplex timing synchronous system |
US6269136B1 (en) * | 1998-02-02 | 2001-07-31 | Microunity Systems Engineering, Inc. | Digital differential analyzer data synchronizer |
KR100340050B1 (en) * | 1999-09-16 | 2002-06-12 | 오길록 | Asynchronization apparatus in synchronized digital transmission system |
US6629251B1 (en) | 1999-10-20 | 2003-09-30 | Applied Micro Circuits Corporation | Elastic store circuit with vernier clock delay |
US6681272B1 (en) | 1999-10-20 | 2004-01-20 | Applied Micro Circuits Corporation | Elastic store circuit with static phase offset |
CA2307044A1 (en) * | 2000-04-28 | 2001-10-28 | Pmc-Sierra Inc. | Multi-channel sonet/sdh desynchronizer |
KR100340722B1 (en) * | 2000-08-31 | 2002-06-20 | 서평원 | jitter reduction apparatus utilize modulation techniques |
KR100365728B1 (en) * | 2000-12-20 | 2002-12-27 | 한국전자통신연구원 | Apparatus and method of desynchronous data transmission for jitter/wander reduction |
WO2002051060A2 (en) * | 2000-12-20 | 2002-06-27 | Primarion, Inc. | Pll/dll dual loop data synchronization utilizing a granular fifo fill level indicator |
AU2002251700A1 (en) * | 2000-12-20 | 2002-07-30 | Primarion, Inc. | Pll/dll dual loop data synchronization |
US6577651B2 (en) * | 2001-01-24 | 2003-06-10 | Transwitch Corp. | Methods and apparatus for retiming and realigning sonet signals |
US6888826B1 (en) * | 2001-06-06 | 2005-05-03 | Applied Micro Circuits Corporation | Pointer generator design that provides multiple outputs that can be synchronized to different clocks |
US6882662B2 (en) * | 2001-06-07 | 2005-04-19 | Applied Micro Circuits Corporation | Pointer adjustment wander and jitter reduction apparatus for a desynchronizer |
US7212599B2 (en) * | 2002-01-25 | 2007-05-01 | Applied Micro Circuits Corporation | Jitter and wander reduction apparatus |
US7239651B2 (en) * | 2002-03-11 | 2007-07-03 | Transwitch Corporation | Desynchronizer having ram based shared digital phase locked loops and sonet high density demapper incorporating same |
US7180914B2 (en) * | 2002-08-19 | 2007-02-20 | Applied Micro Circuits Corporation | Efficient asynchronous stuffing insertion and destuffing removal circuit |
US8019035B2 (en) * | 2003-08-05 | 2011-09-13 | Stmicroelectronics Nv | Noise shaped interpolator and decimator apparatus and method |
US7613213B2 (en) * | 2004-08-23 | 2009-11-03 | Transwitch Corporation | Time multiplexed SONET line processing |
US7176928B1 (en) * | 2004-12-13 | 2007-02-13 | Network Equipment Technologies, Inc. | Recovery of a serial bitstream clock at a receiver in serial-over-packet transport |
CN101296217B (en) * | 2007-04-24 | 2011-07-06 | 中芯国际集成电路制造(上海)有限公司 | Elastic buffering mechanism |
CN102655502B (en) * | 2011-10-18 | 2014-12-10 | 国网电力科学研究院 | Precise fractional frequency division based data insertion method adapted to any data code stream |
US10579331B2 (en) * | 2017-06-23 | 2020-03-03 | Adva Optical Networking Se | Method and apparatus for controlling an average fill level of an asynchronous first-in-first-out, FIFO |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5404380A (en) * | 1992-08-25 | 1995-04-04 | Alcatel Network Systems, Inc. | Desynchronizer for adjusting the read data rate of payload data received over a digital communication network transmitting payload data within frames |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1262173A (en) * | 1986-05-29 | 1989-10-03 | James Angus Mceachern | Synchronization of asynchronous data signals |
US5119406A (en) * | 1990-05-30 | 1992-06-02 | At&T Bell Laboratories | Digital signal synchronization employing single elastic store |
JP2777929B2 (en) * | 1990-07-04 | 1998-07-23 | 富士通株式会社 | Asynchronous signal extraction circuit |
US5052025A (en) * | 1990-08-24 | 1991-09-24 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
DE69228775T2 (en) * | 1991-02-08 | 1999-09-02 | Nec Corp | Distributed bit-by-bit unblocking circuit for byte-stuffed multi-frame data |
DE4110933A1 (en) * | 1991-04-04 | 1992-10-08 | Philips Patentverwaltung | TRANSMISSION SYSTEM FOR THE SYNCHRONOUS DIGITAL HIERACHIE |
US5268936A (en) * | 1991-07-08 | 1993-12-07 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
US5200982A (en) * | 1991-10-02 | 1993-04-06 | Alcatel Network Systems, Inc. | In-line piece-wise linear desynchronizer |
DE69227820T2 (en) * | 1991-10-10 | 1999-05-12 | Nec Corp | Sonet DS-N desynchronizer |
US5268935A (en) * | 1991-12-20 | 1993-12-07 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
US5457717A (en) * | 1993-11-29 | 1995-10-10 | Dsc Communications Corporation | Apparatus and method for eliminating mapping jitter |
-
1995
- 1995-05-31 US US08/456,235 patent/US5699391A/en not_active Expired - Lifetime
-
1996
- 1996-05-24 CN CN96195995A patent/CN1192306A/en active Pending
- 1996-05-24 EP EP96919005A patent/EP0830760B1/en not_active Expired - Lifetime
- 1996-05-24 WO PCT/US1996/007780 patent/WO1996038942A1/en active IP Right Grant
- 1996-05-24 AU AU61462/96A patent/AU6146296A/en not_active Abandoned
- 1996-05-24 KR KR1019970708755A patent/KR19990022276A/en not_active Application Discontinuation
- 1996-05-24 DE DE69634124T patent/DE69634124T2/en not_active Expired - Lifetime
-
1997
- 1997-07-16 US US08/895,143 patent/US5835543A/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5404380A (en) * | 1992-08-25 | 1995-04-04 | Alcatel Network Systems, Inc. | Desynchronizer for adjusting the read data rate of payload data received over a digital communication network transmitting payload data within frames |
Non-Patent Citations (2)
Title |
---|
BREGNI S ET AL: "Jitter testing technique and results at VC-4 desynchronizer output of SDH equipment", CONFERENCE PROCEEDINGS. 10TH ANNIVERSARY. IMTC/94. ADVANCED TECHNOLOGIES IN I & M. 1994 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLGY CONFERENCE (CAT. NO.94CH3424-9), PROCEEDINGS OF IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE - IMTC ', ISBN 0-7803-1880-3, 1994, NEW YORK, NY, USA, IEEE, USA, pages 1407 - 1410 vol.3, XP000502039 * |
HAMLIN R W JR: "Design and performance verification of a SONET-to-DS3 desynchronizer", IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE. GLOBECOM '91. COUNTDOWN TO THE NEW MILLENNIUM. FEATURING A MINI-THEME ON: PERSONAL COMMUNICATIONS SERVICES (PCS). CONFERENCE RECORD (CAT. NO.91CH2980-1), PHOENIX, AZ, USA, 2-5 DEC. 1991, ISBN 0-87942-697-7, 1991, NEW YORK, NY, USA, IEEE, USA, pages 761 - 764 vol.2, XP000332777 * |
Also Published As
Publication number | Publication date |
---|---|
KR19990022276A (en) | 1999-03-25 |
AU6146296A (en) | 1996-12-18 |
DE69634124D1 (en) | 2005-02-03 |
DE69634124T2 (en) | 2006-04-27 |
US5835543A (en) | 1998-11-10 |
EP0830760A1 (en) | 1998-03-25 |
EP0830760B1 (en) | 2004-12-29 |
CN1192306A (en) | 1998-09-02 |
US5699391A (en) | 1997-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5699391A (en) | Digital desynchronizer | |
EP0549125B1 (en) | Synchronous digital signal to asynchronous digital signal desynchronizer | |
EP0529012B1 (en) | Method of and circuit for synchronizing data | |
US5390180A (en) | SONET DS-N desynchronizer | |
US5311511A (en) | SONET DS-N desynchronizer | |
US5537447A (en) | Synchronous transmission system for carrying multiplexed signals | |
CA2062849C (en) | Transmission system for the synchronous digital hierarchy | |
US5457717A (en) | Apparatus and method for eliminating mapping jitter | |
US5263057A (en) | Method of reducing waiting time jitter | |
US5859882A (en) | Transmission system control circuit including comparator apparatus | |
US5331671A (en) | Circuit arrangement for bit rate adjustment to two digital signals | |
AU641847B2 (en) | Distributed bit-by-bit destuffing circuit for byte-stuffed multiframe data | |
US7940806B1 (en) | Synchronous payload envelope mapping without pointer adjustments | |
US6836854B2 (en) | DS3 Desynchronizer with a module for providing uniformly gapped data signal to a PLL module for providing a smooth output data signal | |
US7440533B2 (en) | Modulated jitter attenuation filter | |
CA2090270A1 (en) | Circuit arrangement for equalizing frequency and/or phase variations between an incoming and an outgoing signal | |
KR100280203B1 (en) | Bit leaking device | |
US5781596A (en) | Desynchronising video information from synchronous network to a plesiochronous tributary with constant rate of change in the leak rate | |
JPH07226760A (en) | Method and apparatus for control of leakage of pointer adjustment event | |
JP2952935B2 (en) | Asynchronous data transmission system | |
US5883900A (en) | Telecommunications transmission | |
EP0674407B1 (en) | Complementary justification | |
AU669315B2 (en) | Arrangement for recovering a plesiochronous digital signal | |
JP2001345772A (en) | Sdh transmission device | |
KR20010010791A (en) | Advanced synchronization control system for multiplexer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 96195995.9 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019970708755 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1996919005 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1996919005 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase |
Ref country code: CA |
|
WWP | Wipo information: published in national office |
Ref document number: 1019970708755 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1019970708755 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1996919005 Country of ref document: EP |