WO1996041250A3 - System and method for processing multiple requests and out of order returns - Google Patents

System and method for processing multiple requests and out of order returns Download PDF

Info

Publication number
WO1996041250A3
WO1996041250A3 PCT/US1996/008549 US9608549W WO9641250A3 WO 1996041250 A3 WO1996041250 A3 WO 1996041250A3 US 9608549 W US9608549 W US 9608549W WO 9641250 A3 WO9641250 A3 WO 9641250A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
cpu
requests
cache
tags
Prior art date
Application number
PCT/US1996/008549
Other languages
French (fr)
Other versions
WO1996041250A2 (en
Inventor
Le Trong Nguyen
Yasuaki Hagiwara
Original Assignee
S Mos Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by S Mos Systems Inc filed Critical S Mos Systems Inc
Publication of WO1996041250A2 publication Critical patent/WO1996041250A2/en
Publication of WO1996041250A3 publication Critical patent/WO1996041250A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0857—Overlapped cache accessing, e.g. pipeline by multiple requestors

Abstract

A system and method for processing a sequence of requests for data by one or more central processing units (CPUS) after cache misses. Each CPU request includes a CPU-ID tag identifying the CPU issuing the request for data and an address identifying a location in lower-level memory where the data is stored. Cache-control ID tags are assigned to identify the locations in the request queue of the respective CPU-ID tags associated with each CPU request. Cache-control requests consisting of the cache-control ID tags and the respective address information are sent from the request queue to the lower-level memory or storage devices. Data is then returned along with the corresponding CCU-ID tags in the order in which it is returned by the storage devices. Finally, the sequence of CPU requests for data is fulfilled by returning the data and CPU-ID tag in the order in which the data was returned from lower-level memory. By issuing multiple requests for data and allowing out of order data return, data is retrieved from lower-level memory after cache misses more quickly and efficiently than processing data requests in sequence. By checking the request queue, pending CPU requests for the same data including requests for the same long word of data can be identified. Cache hits for multiple requests are determined by simultaneously checking sets in cache memory. Multiple instructions are then issued for multiple superset cache hits.
PCT/US1996/008549 1995-06-07 1996-06-03 System and method for processing multiple requests and out of order returns WO1996041250A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/479,035 1995-06-07
US08/479,035 US5778434A (en) 1995-06-07 1995-06-07 System and method for processing multiple requests and out of order returns

Publications (2)

Publication Number Publication Date
WO1996041250A2 WO1996041250A2 (en) 1996-12-19
WO1996041250A3 true WO1996041250A3 (en) 1997-03-06

Family

ID=23902394

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/008549 WO1996041250A2 (en) 1995-06-07 1996-06-03 System and method for processing multiple requests and out of order returns

Country Status (2)

Country Link
US (2) US5778434A (en)
WO (1) WO1996041250A2 (en)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5758178A (en) * 1996-03-01 1998-05-26 Hewlett-Packard Company Miss tracking system and method
US6092149A (en) * 1997-05-28 2000-07-18 Western Digital Corporation Disk drive cache system using a dynamic priority sequential stream of data segments continuously adapted according to prefetched sequential random, and repeating types of accesses
US6115837A (en) * 1998-07-29 2000-09-05 Neomagic Corp. Dual-column syndrome generation for DVD error correction using an embedded DRAM
US6240479B1 (en) * 1998-07-31 2001-05-29 Motorola, Inc. Method and apparatus for transferring data on a split bus in a data processing system
GB2341699A (en) * 1998-09-18 2000-03-22 Pixelfusion Ltd Inter-module data transfer
US6559850B1 (en) * 1998-10-30 2003-05-06 Advanced Micro Devices, Inc. Method and system for improved memory access in accelerated graphics port systems
US6401172B1 (en) * 1998-12-18 2002-06-04 Intel Corp. Recycle mechanism for a processing agent
GB2348306B (en) * 1999-03-25 2003-07-30 Ibm Data processing systems and method for processing tasks in such systems
US7506136B2 (en) 1999-04-09 2009-03-17 Clearspeed Technology Plc Parallel data processing apparatus
GB2348971B (en) * 1999-04-09 2004-03-03 Pixelfusion Ltd Parallel data processing systems
JP2000298657A (en) * 1999-04-14 2000-10-24 Hitachi Ltd Method and device for transaction transfer and information processor using the same
US6418516B1 (en) 1999-07-30 2002-07-09 International Business Machines Corporation Method and system for managing speculative requests in a multi-level memory hierarchy
US6438656B1 (en) * 1999-07-30 2002-08-20 International Business Machines Corporation Method and system for cancelling speculative cache prefetch requests
US6484240B1 (en) * 1999-07-30 2002-11-19 Sun Microsystems, Inc. Mechanism for reordering transactions in computer systems with snoop-based cache consistency protocols
US6487637B1 (en) 1999-07-30 2002-11-26 International Business Machines Corporation Method and system for clearing dependent speculations from a request queue
US6473833B1 (en) 1999-07-30 2002-10-29 International Business Machines Corporation Integrated cache and directory structure for multi-level caches
US6473834B1 (en) * 1999-12-22 2002-10-29 Unisys Method and apparatus for prevent stalling of cache reads during return of multiple data words
US6826573B1 (en) 2000-02-15 2004-11-30 Intel Corporation Method and apparatus for queue issue pointer
US6832308B1 (en) 2000-02-15 2004-12-14 Intel Corporation Apparatus and method for instruction fetch unit
EP1215582A1 (en) * 2000-12-15 2002-06-19 Texas Instruments Incorporated Cache memory access system and method
US6738864B2 (en) * 2000-08-21 2004-05-18 Texas Instruments Incorporated Level 2 cache architecture for multiprocessor with task—ID and resource—ID
ATE548695T1 (en) * 2000-08-21 2012-03-15 Texas Instruments France SOFTWARE CONTROLLED CACHE MEMORY CONFIGURATION
US6694410B1 (en) * 2001-04-30 2004-02-17 Lsi Logic Corporation Method and apparatus for loading/storing multiple data sources to common memory unit
US8271672B1 (en) * 2001-08-31 2012-09-18 Juniper Networks, Inc. Guaranteed bandwidth memory apparatus and method
US7698454B1 (en) * 2001-11-26 2010-04-13 Juniper Networks, Inc. Interfacing with streams of differing speeds
US7127562B2 (en) * 2003-06-11 2006-10-24 International Business Machines Corporation Ensuring orderly forward progress in granting snoop castout requests
US8117392B2 (en) * 2003-10-22 2012-02-14 Intel Corporation Method and apparatus for efficient ordered stores over an interconnection network
JP2007172430A (en) * 2005-12-26 2007-07-05 Hitachi Ltd Semiconductor integrated circuit
US7366847B2 (en) * 2006-02-06 2008-04-29 Azul Systems, Inc. Distributed cache coherence at scalable requestor filter pipes that accumulate invalidation acknowledgements from other requestor filter pipes using ordering messages from central snoop tag
US7529876B2 (en) * 2006-02-07 2009-05-05 International Business Machines Corporation Tag allocation method
EP1990729A4 (en) * 2006-02-27 2010-08-25 Fujitsu Ltd Processor device and instruction processing method
DE102010027287A1 (en) * 2010-07-16 2012-01-19 Siemens Aktiengesellschaft Method and device for checking a main memory of a processor
US11275509B1 (en) * 2010-09-15 2022-03-15 Pure Storage, Inc. Intelligently sizing high latency I/O requests in a storage environment
US9235524B1 (en) * 2011-12-30 2016-01-12 Emc Corporation System and method for improving cache performance
US9104529B1 (en) 2011-12-30 2015-08-11 Emc Corporation System and method for copying a cache system
US9009416B1 (en) 2011-12-30 2015-04-14 Emc Corporation System and method for managing cache system content directories
US8930947B1 (en) 2011-12-30 2015-01-06 Emc Corporation System and method for live migration of a virtual machine with dedicated cache
US9053033B1 (en) 2011-12-30 2015-06-09 Emc Corporation System and method for cache content sharing
US8627012B1 (en) 2011-12-30 2014-01-07 Emc Corporation System and method for improving cache performance
US9158578B1 (en) 2011-12-30 2015-10-13 Emc Corporation System and method for migrating virtual machines
US9471320B2 (en) * 2014-07-18 2016-10-18 Texas Instruments Incorporated Using L1 cache as re-order buffer
US9514059B2 (en) 2014-12-22 2016-12-06 Texas Instruments Incorporated Hiding page translation miss latency in program memory controller by selective page miss translation prefetch
US10310974B2 (en) * 2015-09-25 2019-06-04 Intel Corporation Systems and methods for input/output computing resource control
US10705762B2 (en) * 2018-08-30 2020-07-07 Micron Technology, Inc. Forward caching application programming interface systems and methods
US11165883B2 (en) 2019-01-02 2021-11-02 Bank Of America Corporation Entry point classification of requests requiring access to data
US10949352B1 (en) * 2020-03-05 2021-03-16 Nxp Usa, Inc. Data processing system having a shared cache
CN112328520B (en) * 2020-09-30 2022-02-11 郑州信大捷安信息技术股份有限公司 PCIE equipment, and data transmission method and system based on PCIE equipment
US11734005B2 (en) 2021-07-04 2023-08-22 Mellanox Technologies, Ltd. Processor with split read
CN114979131B (en) * 2022-04-07 2024-04-19 中国科学院深圳先进技术研究院 Cloud computing-oriented communication method and device for labeled von neumann architecture
US11847461B2 (en) 2022-05-19 2023-12-19 Mellanox Technologies, Ltd. Out-of-order input / output write

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4370710A (en) * 1980-08-26 1983-01-25 Control Data Corporation Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses
EP0292188A2 (en) * 1987-05-18 1988-11-23 Fujitsu Limited Cache system
EP0568231A1 (en) * 1992-04-29 1993-11-03 Sun Microsystems, Inc. Methods and apparatus for providing multiple outstanding operations in a cache consistent multiple processor computer system

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4442487A (en) * 1981-12-31 1984-04-10 International Business Machines Corporation Three level memory hierarchy using write and share flags
US4797814A (en) * 1986-05-01 1989-01-10 International Business Machines Corporation Variable address mode cache
US5487156A (en) * 1989-12-15 1996-01-23 Popescu; Valeri Processor architecture having independently fetching issuing and updating operations of instructions which are sequentially assigned and stored in order fetched
US5539911A (en) * 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
EP1526446A3 (en) * 1991-07-08 2007-04-04 Seiko Epson Corporation Extensible RISC microprocessor architecture
DE69329778T2 (en) * 1992-09-29 2001-04-26 Seiko Epson Corp SYSTEM AND METHOD FOR HANDLING LOADS AND / OR STORES IN A SUPER-SCALAR MICROPROCESSOR
US5561780A (en) * 1993-12-30 1996-10-01 Intel Corporation Method and apparatus for combining uncacheable write data into cache-line-sized write buffers
US5420991A (en) * 1994-01-04 1995-05-30 Intel Corporation Apparatus and method for maintaining processing consistency in a computer system having multiple processors
US5535345A (en) * 1994-05-12 1996-07-09 Intel Corporation Method and apparatus for sequencing misaligned external bus transactions in which the order of completion of corresponding split transaction requests is guaranteed
US5535340A (en) * 1994-05-20 1996-07-09 Intel Corporation Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4370710A (en) * 1980-08-26 1983-01-25 Control Data Corporation Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses
EP0292188A2 (en) * 1987-05-18 1988-11-23 Fujitsu Limited Cache system
EP0568231A1 (en) * 1992-04-29 1993-11-03 Sun Microsystems, Inc. Methods and apparatus for providing multiple outstanding operations in a cache consistent multiple processor computer system

Also Published As

Publication number Publication date
WO1996041250A2 (en) 1996-12-19
US5778434A (en) 1998-07-07
US6173369B1 (en) 2001-01-09

Similar Documents

Publication Publication Date Title
WO1996041250A3 (en) System and method for processing multiple requests and out of order returns
TW527540B (en) Prioritized bus request scheduling mechanism for processing device
US6662276B2 (en) Storing directory information for non uniform memory architecture systems using processor cache
KR960008546A (en) 2-way set associative cache memory
CA2042515C (en) Cache memory exchange protocol
JP2007200295A (en) Apparatus and method for tracking of command order dependency
KR960032183A (en) Method and apparatus for accessing individual tags and data arrays in a load / store unit with a load buffer
WO2003025757A3 (en) Method and apparatus for decoupling tag and data accesses in a cache memory
JPH1055306A (en) Memory controller
EP0817078A3 (en) Allocation of cache memory space in a computer system
JPH08328958A (en) Instruction cache as well as apparatus and method for cache memory
CN109983536A (en) The storage circuit of responsive tags matching order
EP0760133A1 (en) Integrated level two cache and memory controller with multiple data ports
KR930016891A (en) Cache controller
US7948498B1 (en) Efficient texture state cache
US8583873B2 (en) Multiport data cache apparatus and method of controlling the same
JP2006507602A5 (en)
US6715035B1 (en) Cache for processing data in a memory controller and a method of use thereof to reduce first transfer latency
US20060179231A1 (en) System having cache memory and method of accessing
US6865649B2 (en) Method and apparatus for pre-fetching data during program execution
CA2357085A1 (en) Cache update method and cache update control system employing non-blocking type cache
US20080209129A1 (en) Cache with High Access Store Bandwidth
CN100530141C (en) Method and apparatus for efficient ordered stores over an interconnection network
CN107710172A (en) The access system and method for memory
US7882311B2 (en) Non-snoop read/write operations in a system supporting snooping

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA