WO1997015980A1 - Transmitter comprising carrier suppression and dc offset reduction means - Google Patents
Transmitter comprising carrier suppression and dc offset reduction means Download PDFInfo
- Publication number
- WO1997015980A1 WO1997015980A1 PCT/IB1996/001132 IB9601132W WO9715980A1 WO 1997015980 A1 WO1997015980 A1 WO 1997015980A1 IB 9601132 W IB9601132 W IB 9601132W WO 9715980 A1 WO9715980 A1 WO 9715980A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- frequency
- input
- coupled
- converting
- output
- Prior art date
Links
- 230000001629 suppression Effects 0.000 title description 5
- 230000009467 reduction Effects 0.000 title description 2
- 238000005070 sampling Methods 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 description 10
- 238000006243 chemical reaction Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 230000000875 corresponding effect Effects 0.000 description 4
- 229920005994 diacetyl cellulose Polymers 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 238000012937 correction Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
- H04B1/403—Circuits using the same oscillator for generating both the transmitter frequency and the receiver local oscillator frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C1/00—Amplitude modulation
- H03C1/52—Modulators in which carrier or one sideband is wholly or partially suppressed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/38—Angle modulation by converting amplitude modulation to angle modulation
- H03C3/40—Angle modulation by converting amplitude modulation to angle modulation using two signal paths the outputs of which have a predetermined phase difference and at least one output being amplitude-modulated
- H03C3/406—Angle modulation by converting amplitude modulation to angle modulation using two signal paths the outputs of which have a predetermined phase difference and at least one output being amplitude-modulated using a feedback loop containing mixers or demodulators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C1/00—Amplitude modulation
- H03C1/02—Details
- H03C1/06—Modifications of modulator to reduce distortion, e.g. by feedback, and clearly applicable to more than one type of modulator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/30—Circuits for homodyne or synchrodyne receivers
Definitions
- Transmitter comprising carrier suppression and DC offset reduction means
- the present invention relates to a transmitter and particularly, but not exclusively, to carrier suppression in a transmitter.
- a typical transmitter for digital signals normally comprises means for generating baseband signals in quadrature the outputs from which are applied to digital to analogue converters.
- the analogue signals are low pass filtered and the output signals are applied to frequency up-converters to which quadrature related local oscillator frequency signals are applied.
- the outputs of the up-converters are combined and applied to a power amplifier to which a load, for example an antenna, is connected.
- a load for example an antenna
- This dc offset voltage can be an inherent part of the input signal or caused by any components used in the processing of the analogue base band signals such as digital to analogue converters or operational amplifiers.
- the dc offsets in the signal path cannot usually be removed by means of dc block capacitors as these would also block the dc content of the wanted signals which is often crucial to the system performance.
- a known method for nulling out dc offsets at the inputs to the mixers normally measures the dc offsets at the mixer inputs or other suitable position in the circuit before the mixers, the offset voltages are then fed back in the appropriate phase to an earlier point in the circuit with amplification if necessary, to form a negative feedback circuit that reduces the offsets and ensures that they meet an appropriately low specification.
- US Patent Specification 5,01 2,208 discloses a quadrature modulator having compensation for local oscillator leakage in which different compensation voltages are added to the I and Q modulation signals.
- the modulator comprises a feedback loop in which a portion of the output voltage is applied to a power measuring circuit which provides as an output a voltage proportional to the amplitude of the modulated output signal. Any direct current voltage present is blocked by a high pass filter so that an alternating current component of the feedback voltage remains.
- FIG. 1 of the accompanying drawings is a block schematic diagram of a basic frequency up-converter or linear transmitter with an analogue dc nuller.
- the transmitter comprises a digital quadrature related modulator and associated filtering represented by the block 10.
- the I, Q outputs from the block 10 are applied to respective digital to analogue converters 1 2, 14, the outputs of which are applied to respective low pass filters 1 6, 1 8.
- Non inverting inputs of summing stages 20, 22 are coupled to the low pass filters 1 6, 1 8, respectively, and outputs of the differencing stages are applied to quadrature related mixers 28, 30, respectively.
- a local oscillator 32 generates the output carrier frequency and this is applied to 90° phase shifting means 34 which apply a carrier frequency having the relevant phase to the mixers 28, 30.
- the outputs of the mixers are combined at a summing node 35 and applied to a driver amplifier 36 which is coupled to an rf power amplifier 38.
- the output of the power amplifier 38 is connected to a signal propagation means which in Figure 1 is represented by an antenna 40.
- the measurement of the dc offset at the inputs to the mixers 28, 30 is done with the input signals either inhibited or modified to suit the offset measurement process.
- the result must be held for a period of time which depends on the requirements of the system in use. In practice the hold period depends on the possible rate of drift of the dc offsets involved and the integrity of the hold mechanism.
- the hold mechanism can be in the form of a capacitor holding a dc voltage or a digital memory device coupled to the necessary analogue to digital and digital to analogue converters.
- closing of switches 42, 44 causes the dc offsets at the inputs 24, 26 of the mixers 28, 30 to be applied to respective networks comprising operational amplifiers 50, 52 and capacitors 46, 48 respectively. The effect of doing this is to drive signals around the respective loops until the dc offsets are reduced to zero or minimised.
- the switches 42, 44 are then opened and the input signal in each branch is restored.
- the values of dc stored on the capacitors 46, 48 are applied to the inverting inputs of summing stages 20, 22 to subtract the stored dc from the dc offset present in the output from the low pass filters 1 6, 18. This type of dc nulling can only reduce the carrier feedthrough to that determined by the inherent feedthrough performance of the pair of mixers.
- a known type of circuit for improving the linearity of a transmitter is to apply feedback around the frequency up-converter and a known type of feedback is termed Cartesian loop feedback.
- Cartesian loop feedback A basic linear transmitter having Cartesian loop feedback is illustrated in Figure 2 of the accompanying drawings. In the interests of brevity those parts of the circuit which have already been described with reference to Figure 1 will not be repeated, the same reference numerals having been applied to corresponding components.
- a coupler 54 couples out a portion of the rf signal at the output of the power amplifier 38 and applies it to a signal divider 55 which is coupled to inputs of quadrature related mixers 56, 58.
- the local oscillator 32 is coupled by way of a phase control stage 62 to a phase shifter 60 which applies versions of the carrier signal having a relative phase difference of 90° to the mixers 56, 58 which frequency down-convert the coupled out signal to zero IF signals.
- a phase control stage 62 applies versions of the carrier signal having a relative phase difference of 90° to the mixers 56, 58 which frequency down-convert the coupled out signal to zero IF signals.
- the signals are applied to differencing amplifiers 68, 70 which are connected in the signal paths from the low pass filters 1 6, 1 8 to the mixers 28, 30, respectively.
- the subtraction of the outputs from the amplifiers 64, 66 predistort the analogue signals from the low pass filters 16, 1 8 which predistorted signals are applied to the mixers 28, 30 of the frequency up-converter.
- a transmitter comprising frequency up-converting means for frequency up- converting an input signal to a transmission frequency, power amplifying means coupled to the frequency up-converting means, a feedback loop including means for deriving a portion of the amplitude of the output of the power amplifying means, frequency down-converting means for frequency down-converting the derived portion of the output of the power amplifying means, means for determining the dc offset at the input of the frequency up ⁇ converting means, means for subtracting the dc offset from the linearisation loop feedback error signal and for applying the difference signal obtained to the frequency up-converting means.
- a transmitter comprising at least first and second phase related signal paths, each of the first and second paths including frequency up- converting means for frequency up-converting respective input signals to a transmission frequency, means for combining outputs of the respective frequency up-converting means, power amplifying means coupled to the combining means, a feedback loop including means for deriving a portion of the output of the power amplifying means, signal splitting means for dividing the signal derived from the power amplifying means into at least first and second phase related feedback paths, each of the first and second phase related feedback paths comprising frequency down-converting means for frequency down-converting its portion of the derived signal at the transmission frequency, means for determining the dc offsets at the inputs of the respective frequency up-converting means and means for subtracting the respective dc offset from the respective linearisation loop feedback error signal and for applying the difference signal obtained to the respective frequency up-converting means.
- the present invention is based on the realisation that in any negative feedback loop the performance of the loop is only as good as that of the feedback path.
- the carrier feedthrough of the complete transmitter becomes that of the down-conversion mixers and amplifiers.
- the dc nulling now removes the effects of the carrier feedthrough of the down- conversion mixers, the resulting carrier feedthrough of the transmitter, after the nulling operating, is much better than that of the transmitter shown in Figure 2.
- the input or inputs to the linearisation loop must be set to zero in the nulling process, for example by interrupting the feedback loop at the rf side of the mixers, without altering the dc offsets produced at the frequency down converting mixer outputs.
- the offset measuring loop may be configured to operate in either one of 2 ways.
- the dc offset at the input of the frequency up-converting means is stored whilst the feedback loop is broken and when the feedback loop is made operative again the stored dc offset value is subtracted from the signal at an earlier stage, prior to the frequency up-converter.
- another loop which includes voltage storage device is formed between the input to the frequency up-converter and a point at an earlier stage, prior to the frequency up-converter.
- the voltage in the another loop is minimised by loop action.
- the another loop is interrupted by the feedback loop being reclosed with the result that the dc present at the input of the frequency up-converter is frozen.
- Figure 1 is block schematic diagram of a known transmitter having dc nulling
- Figure 2 is a block schematic circuit diagram of a transmitter with Cartesian loop feedback
- Figure 3 is a block schematic diagram of one embodiment of a transmitter made in accordance with the present invention.
- Figure 4 is a block schematic diagram of a second embodiment of a transmitter in accordance with the present invention.
- FIG. 3 shows the basic principle of the invention and operates on the total signal rather than the quadrature related signals.
- An output from the digital modulator 10 is applied to a digital to analogue (DAC) converter 1 2.
- a low pass filter 1 6 selects the wanted band of signals which are applied to a non-inverting input A of a subtracting stage 1 7.
- An output B of the subtracting stage 1 7 is applied to first input of a mixer 28.
- a local oscillator 32 which generates the output frequency is coupled via a phase control stage 62 to a second input of the mixer 28.
- the frequency up-converted output of the mixer 28 is applied to a driver circuit 36, the output from which is coupled by way of a switch 76 to an rf power amplifier 38.
- An antenna 40 is coupled to the output of the power amplifier 38.
- a coupler 54 couples out a portion of the signal being supplied to the antenna and applies it by way of an attenuator 39 to a first input of a frequency down-converting mixer 56, a second input of which is coupled to the phase control stage 62.
- An output of the mixer 56 is applied to a non- inverting input C of the subtracting stage 1 7.
- the dc voltage present at the input of the mixer 28 is sampled by coupling one side of a switch 42 to a junction 24 in the signal path between the output B of the subtracting stage 1 7 and the first input of the mixer 28.
- the other side of the mixer 28 is connected to a dc measuring circuit comprising an amplifier 50 having a capacitor 46 connected between its input and a reference voltage point, such as ground.
- An output of the amplifier 50 is coupled to an inverting input D of the subtracting stage 1 7 by way of a switch 43.
- the subtracting stage 17 may comprise an amplifier having non- inverting inputs A, C, an inverting input D and an output B. In such an arrangement the dc offset is subtracted from the loop error signal.
- the subtracting stage 1 7 is implemented as a first differencing stage 68 having a non-inverting input connected to the output of the low pass filter 1 6, an inverting input coupled to an output of a second differencing stage 20 and an output coupled to the first input of the mixer 28.
- the second differencing stage 20 has a non-inverting input coupled to the output of the mixer 56 and an inverting input coupled to the output of the amplifier 50.
- an amplifier 64 shown in broken lines, may be connected to the output of the differencing stage 20 to adjust the amplitude to be supplied to the inverting input of the first differencing stage. If the amplifier 64 is provided then it can comprise the second differencing stage.
- the operation of the switches 42, 43 and 76 is such that when the switches 43 and 76 are open, the switch 42 is closed and vice versa.
- the transmitter is operating normally and a signal is supplied to the antenna 40.
- the dc offset stored on the capacitor 46 is applied to the input D and is subtracted from the signal at A.
- the switch 42 is closed and the switches 43 and 76 are opened interrupting the voltage applied to the input D and the feedback loop on the rf side of the mixers 28, 56 the d.c offset voltage is measured and is stored on the capacitor 46.
- the output from the switch 42 is connected to an analogue to digital (ADC) converter 80 which, when the switch 42 is closed provides a digital version of the dc offset present at the junction 24.
- ADC analogue to digital
- This digital version is applied to a store 82 which may comprise a RAM or which may comprise a ROM storing pre-determined dc offset values, the digital version constituting a ROM address. Irrespective of how the store 82 is implemented its output is applied to a DAC 84 which provides an analogue dc offset voltage to the differencing stage 20.
- the principle of operation of this embodiment of the present invention is that if steps are not taken to compensate for local oscillator feedthrough and dc offsets at the output of the mixer 56, the main feedback loop will compensate for these and reduce them to substantially zero by producing an unwanted carrier signal at the output of the rf amplifier 38.
- the switch 76 and closing the switch 42 By opening the switch 76 and closing the switch 42, dc offsets are put back into the circuit so that when the switch 76 closes, the re-inserted dc offsets are subtracted from the output signal from the filter 1 6.
- the switch 43 is permanently closed or omitted and the switches 42 and 76 are operated in anti-phase.
- the circuit behaves substantially as previously described.
- the I and Q outputs of the digital modulator 10 are applied to respective DACs 1 2, 14.
- the corresponding analogue signals are filtered in low pass filters 1 6, 1 8, respectively, the outputs of which are applied to non-inverting inputs of first differencing stages 68, 70.
- the difference outputs from these stages 68, 70 are frequency up-converted in the quadrature related mixers 28, 30.
- the outputs of the mixers 28, 30 are combined at a summing node 35 and are relayed to a driver amplifier 36.
- the output of the driver amplifier 36 is coupled by way of a switch 76 to a rf power amplifier 38 which amplifies the signal at the output of the driver amplifier 36 and supplies it to an antenna 40.
- the switch is provided to open the feedback loop when the dc offset voltages at the inputs of the mixers 28, 30 are being measured.
- a portion of the transmitter signal is coupled out by directional coupler 54 and supplied by way of an attenuator 39 to a signal dividing node 55.
- the node 55 is connected to quadrature related frequency down-conversion mixers 56, 58, respectively.
- the outputs of the mixers, 56, 58 are applied to non-inverting inputs of second differencing stages 20, 22.
- Signals present at the inputs to the frequency up-conversion mixers 28, 30 are tapped off at junctions 24, 26 and are supplied to respective dc offset sampling circuits comprising switches 42, 44 and respective measuring circuits comprising amplifiers 50, 52 and capacitors 46, 48 and switches 43 and 45.
- the outputs of the amplifiers 50, 52 are supplied by way of the switches 43, 45 when closed to the respective inverting inputs of second differencing stages 20, 22.
- the outputs of the second differencing stages 20, 22 are coupled to the inverting inputs of the first differencing stages 68, 70.
- amplifiers 64, 66 are coupled the outputs of the second differencing stages 20, 22, respectively.
- the first and second differencing stages 68, 70 and 20, 22 may be implemented as amplifiers having non- inverting inputs coupled to the outputs of the low pass filter 1 6, 1 8 and mixer 20, 22, respectively, and an inverting input coupled to an output of the respective dc measuring circuit.
- the method of carrier suppression and dc offset nulling is based on sampling the dc offsets when the feedback loop is interrupted by opening the switch switches 43, 45 and 76. Simultaneously the switches
- dc offsets at the input of the mixers 28, 30 of the frequency up-converter are removed by the dc nulling loop which applies a correction voltage at an output of the frequency down-conversion mixers 56, 58, which correction voltage can be held after the nulling operation by the capacitors 46, 48 or other suitable memory device in the case of a digital measuring arrangement.
- the I and Q inputs to the loop must be set to zero and the feedback loop itself must be broken at the rf side of the mixers during the nulling process, for example by opening the switch 76 and in so doing the feedback around the loop is reduced to zero without altering the dc offsets produced at the down-conversion mixer outputs.
- This process ensures that any dc offsets due to carrier feedthrough in the down conversion mixers are also removed by the dc nulling loop.
- the dc offsets measured at the junctions 24, 26 may be stored digitally using ADCs 80, 81 , stores 82, 83 and DACs 84, 85.
- the subtracting means comprising the differencing stages 20, 68 and 22, 70 may be implemented as a single stage as described with reference to Figure 3.
- the switches 43, 45 are omitted so that when the switches 42, 44 are closed and the switch 76 is opened, loops are created in which the dc offset voltages are minimised or reduced to zero.
- the transmitter may be embodied such that there are any number of baseband inputs each going into its own frequency up- conversion mixer with an equal number of mixers in the frequency down- conversion paths of the feedback loop.
- the phase relationship between each input signal and the local oscillator input signal to each mixer is likely to be 1 80/n° where n is the number of input signals.
- n 4 the phases of the input signals are 0,45,90 and 1 35°.
- the dc nulling loop can be used as a method of control of the carrier signal where this is required.
- the amplitude and phase of the carrier signal can be controlled accurately by adding a controlled dc voltage to the dc nuller input stage 50, 52 in either or both of the rf loops. This will result in carrier signal from the up-converter whose amplitude and phase is directly proportional to the vector sum of the two dc levels on the I and Q inputs of the dc nullers.
- the invention may also be applied to other rf feedback circuits such as adaptive predistorting circuits and the magnitude (or envelope) part of a polar loop transmitter.
- Linear amplifiers for digital applications such as cellular and cordless telephones and digital private mobile radio transmitters and transceivers.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Transmitters (AREA)
- Amplifiers (AREA)
Abstract
A transmitter comprising at least first and second phase related signal paths (I, Q), having respective frequency up-converting means (28, 30, 32, 34), means (35) for combining the output of the respective frequency up-converting means and for supplying the combined signal to power amplifying means (36, 38). A feedback loop is provided which has a coupler (54) for deriving a portion of the power amplifier output signal and supplying it to first and second phase related feedback paths. Each of the feedback paths comprises frequency down-converting means (56, 58, 60). Means (42 to 52) are provided for measuring the dc offsets at the respective inputs of the frequency up-converting means (28, 30) when the feedback around the linearisation loop is reduced to zero without altering the dc offsets produced at the outputs of the frequency down-converting means (56, 58, 60). Subtracting means (20, 22, 68, 70) subtract the measured dc offsets from the feedback loop error signals.
Description
DESCRIPTION
Transmitter comprising carrier suppression and DC offset reduction means
Technical Field
The present invention relates to a transmitter and particularly, but not exclusively, to carrier suppression in a transmitter.
Background Art A typical transmitter for digital signals normally comprises means for generating baseband signals in quadrature the outputs from which are applied to digital to analogue converters. The analogue signals are low pass filtered and the output signals are applied to frequency up-converters to which quadrature related local oscillator frequency signals are applied. The outputs of the up-converters are combined and applied to a power amplifier to which a load, for example an antenna, is connected. In order to reduce feedthrough of the carrier frequency component from the local oscillator to the mixer outputs to less than a specified minimum level, well balanced mixers and a careful physical layout of the components has to be employed. Carrier feedthrough is also caused by a dc offset voltage on the input of either or both of the quadrature related mixers. This dc offset voltage can be an inherent part of the input signal or caused by any components used in the processing of the analogue base band signals such as digital to analogue converters or operational amplifiers. The dc offsets in the signal path cannot usually be removed by means of dc block capacitors as these would also block the dc content of the wanted signals which is often crucial to the system performance.
A known method for nulling out dc offsets at the inputs to the mixers normally measures the dc offsets at the mixer inputs or other suitable position in the circuit before the mixers, the offset voltages are then fed back in the appropriate phase to an earlier point in the circuit with amplification if
necessary, to form a negative feedback circuit that reduces the offsets and ensures that they meet an appropriately low specification.
US Patent Specification 5,01 2,208 discloses a quadrature modulator having compensation for local oscillator leakage in which different compensation voltages are added to the I and Q modulation signals. The modulator comprises a feedback loop in which a portion of the output voltage is applied to a power measuring circuit which provides as an output a voltage proportional to the amplitude of the modulated output signal. Any direct current voltage present is blocked by a high pass filter so that an alternating current component of the feedback voltage remains. This feedback voltage is correlated with the I and Q modulation signals, respectively, and the output from each correlation is integrated over a period of time in a respective filter in order to remove any rapidly changing amplitude variations and the resulting compensation voltage is combined with, that is added or subtracted, its respective modulation signal and the results are applied to a final modulator. Each compensation voltage is thus regulated irrespective of the other on the basis of the correlation between the modulating signal corresponding to each compensation voltage and the feedback signal. This known technique in effect creates a correction loop incorporating the power amplifier. Figure 1 of the accompanying drawings is a block schematic diagram of a basic frequency up-converter or linear transmitter with an analogue dc nuller. The transmitter comprises a digital quadrature related modulator and associated filtering represented by the block 10. The I, Q outputs from the block 10 are applied to respective digital to analogue converters 1 2, 14, the outputs of which are applied to respective low pass filters 1 6, 1 8. Non inverting inputs of summing stages 20, 22 are coupled to the low pass filters 1 6, 1 8, respectively, and outputs of the differencing stages are applied to quadrature related mixers 28, 30, respectively. A local oscillator 32 generates the output carrier frequency and this is applied to 90° phase shifting means 34 which apply a carrier frequency having the relevant phase
to the mixers 28, 30. The outputs of the mixers are combined at a summing node 35 and applied to a driver amplifier 36 which is coupled to an rf power amplifier 38. The output of the power amplifier 38 is connected to a signal propagation means which in Figure 1 is represented by an antenna 40. In Figure 1 the measurement of the dc offset at the inputs to the mixers 28, 30 is done with the input signals either inhibited or modified to suit the offset measurement process. Once the measurement has been made the result must be held for a period of time which depends on the requirements of the system in use. In practice the hold period depends on the possible rate of drift of the dc offsets involved and the integrity of the hold mechanism. The hold mechanism can be in the form of a capacitor holding a dc voltage or a digital memory device coupled to the necessary analogue to digital and digital to analogue converters. More specifically in Figure 1 , closing of switches 42, 44 causes the dc offsets at the inputs 24, 26 of the mixers 28, 30 to be applied to respective networks comprising operational amplifiers 50, 52 and capacitors 46, 48 respectively. The effect of doing this is to drive signals around the respective loops until the dc offsets are reduced to zero or minimised. The switches 42, 44 are then opened and the input signal in each branch is restored. The values of dc stored on the capacitors 46, 48 are applied to the inverting inputs of summing stages 20, 22 to subtract the stored dc from the dc offset present in the output from the low pass filters 1 6, 18. This type of dc nulling can only reduce the carrier feedthrough to that determined by the inherent feedthrough performance of the pair of mixers. A known type of circuit for improving the linearity of a transmitter is to apply feedback around the frequency up-converter and a known type of feedback is termed Cartesian loop feedback. A basic linear transmitter having Cartesian loop feedback is illustrated in Figure 2 of the accompanying drawings. In the interests of brevity those parts of the circuit which have already been described with reference to Figure 1 will not be repeated, the same reference numerals having been applied to corresponding components.
A coupler 54 couples out a portion of the rf signal at the output of the power amplifier 38 and applies it to a signal divider 55 which is coupled to inputs of quadrature related mixers 56, 58. The local oscillator 32 is coupled by way of a phase control stage 62 to a phase shifter 60 which applies versions of the carrier signal having a relative phase difference of 90° to the mixers 56, 58 which frequency down-convert the coupled out signal to zero IF signals. After amplification in amplifiers 64, 66 the signals are applied to differencing amplifiers 68, 70 which are connected in the signal paths from the low pass filters 1 6, 1 8 to the mixers 28, 30, respectively. The subtraction of the outputs from the amplifiers 64, 66 predistort the analogue signals from the low pass filters 16, 1 8 which predistorted signals are applied to the mixers 28, 30 of the frequency up-converter.
The problems of carrier suppression and dc offsets are present in the circuit shown in Figure 2 and it is an object of the present invention to remove both problems.
Disclosure of the Invention
According to a first aspect of the present invention there is provided a transmitter comprising frequency up-converting means for frequency up- converting an input signal to a transmission frequency, power amplifying means coupled to the frequency up-converting means, a feedback loop including means for deriving a portion of the amplitude of the output of the power amplifying means, frequency down-converting means for frequency down-converting the derived portion of the output of the power amplifying means, means for determining the dc offset at the input of the frequency up¬ converting means, means for subtracting the dc offset from the linearisation loop feedback error signal and for applying the difference signal obtained to the frequency up-converting means.
According to a second aspect of the present invention there is provided a transmitter comprising at least first and second phase related signal paths, each of the first and second paths including frequency up-
converting means for frequency up-converting respective input signals to a transmission frequency, means for combining outputs of the respective frequency up-converting means, power amplifying means coupled to the combining means, a feedback loop including means for deriving a portion of the output of the power amplifying means, signal splitting means for dividing the signal derived from the power amplifying means into at least first and second phase related feedback paths, each of the first and second phase related feedback paths comprising frequency down-converting means for frequency down-converting its portion of the derived signal at the transmission frequency, means for determining the dc offsets at the inputs of the respective frequency up-converting means and means for subtracting the respective dc offset from the respective linearisation loop feedback error signal and for applying the difference signal obtained to the respective frequency up-converting means. The present invention is based on the realisation that in any negative feedback loop the performance of the loop is only as good as that of the feedback path. Thus the carrier feedthrough of the complete transmitter becomes that of the down-conversion mixers and amplifiers. As the dc nulling now removes the effects of the carrier feedthrough of the down- conversion mixers, the resulting carrier feedthrough of the transmitter, after the nulling operating, is much better than that of the transmitter shown in Figure 2.
In an embodiment of the present invention the input or inputs to the linearisation loop must be set to zero in the nulling process, for example by interrupting the feedback loop at the rf side of the mixers, without altering the dc offsets produced at the frequency down converting mixer outputs.
The offset measuring loop may be configured to operate in either one of 2 ways. The dc offset at the input of the frequency up-converting means is stored whilst the feedback loop is broken and when the feedback loop is made operative again the stored dc offset value is subtracted from the signal at an earlier stage, prior to the frequency up-converter. Alternatively when
the feedback loop is broken, another loop which includes voltage storage device is formed between the input to the frequency up-converter and a point at an earlier stage, prior to the frequency up-converter. The voltage in the another loop is minimised by loop action. The another loop is interrupted by the feedback loop being reclosed with the result that the dc present at the input of the frequency up-converter is frozen.
Brief Description of the Drawings
The present invention will now be described, by way of example, with reference to the accompanying drawings, wherein:
Figure 1 is block schematic diagram of a known transmitter having dc nulling,
Figure 2 is a block schematic circuit diagram of a transmitter with Cartesian loop feedback, Figure 3 is a block schematic diagram of one embodiment of a transmitter made in accordance with the present invention, and
Figure 4 is a block schematic diagram of a second embodiment of a transmitter in accordance with the present invention.
In the drawings the same reference numerals have been used to indicate corresponding features.
Modes for Carrying Out the Invention
The embodiment shown in Figure 3 shows the basic principle of the invention and operates on the total signal rather than the quadrature related signals. An output from the digital modulator 10 is applied to a digital to analogue (DAC) converter 1 2. A low pass filter 1 6 selects the wanted band of signals which are applied to a non-inverting input A of a subtracting stage 1 7. An output B of the subtracting stage 1 7 is applied to first input of a mixer 28. A local oscillator 32 which generates the output frequency is coupled via a phase control stage 62 to a second input of the mixer 28. The frequency up-converted output of the mixer 28 is applied to a driver circuit
36, the output from which is coupled by way of a switch 76 to an rf power amplifier 38. An antenna 40 is coupled to the output of the power amplifier 38.
A coupler 54 couples out a portion of the signal being supplied to the antenna and applies it by way of an attenuator 39 to a first input of a frequency down-converting mixer 56, a second input of which is coupled to the phase control stage 62. An output of the mixer 56 is applied to a non- inverting input C of the subtracting stage 1 7.
The dc voltage present at the input of the mixer 28 is sampled by coupling one side of a switch 42 to a junction 24 in the signal path between the output B of the subtracting stage 1 7 and the first input of the mixer 28. The other side of the mixer 28 is connected to a dc measuring circuit comprising an amplifier 50 having a capacitor 46 connected between its input and a reference voltage point, such as ground. An output of the amplifier 50 is coupled to an inverting input D of the subtracting stage 1 7 by way of a switch 43. The subtracting stage 17 may comprise an amplifier having non- inverting inputs A, C, an inverting input D and an output B. In such an arrangement the dc offset is subtracted from the loop error signal. However as shown in Figure 3, the subtracting stage 1 7 is implemented as a first differencing stage 68 having a non-inverting input connected to the output of the low pass filter 1 6, an inverting input coupled to an output of a second differencing stage 20 and an output coupled to the first input of the mixer 28. The second differencing stage 20 has a non-inverting input coupled to the output of the mixer 56 and an inverting input coupled to the output of the amplifier 50. Optionally, an amplifier 64, shown in broken lines, may be connected to the output of the differencing stage 20 to adjust the amplitude to be supplied to the inverting input of the first differencing stage. If the amplifier 64 is provided then it can comprise the second differencing stage.
The operation of the switches 42, 43 and 76 is such that when the switches 43 and 76 are open, the switch 42 is closed and vice versa. When the switches 43 and 76 are closed, as shown, the transmitter is operating
normally and a signal is supplied to the antenna 40. The dc offset stored on the capacitor 46 is applied to the input D and is subtracted from the signal at A. In the alternative situation when the switch 42 is closed and the switches 43 and 76 are opened interrupting the voltage applied to the input D and the feedback loop on the rf side of the mixers 28, 56 the d.c offset voltage is measured and is stored on the capacitor 46. When the operation of the switches 42, 43 and 76 is reversed the dc voltage which has been stored is subtracted from the dc offset present in the signal fed back via the mixer 56 in the stage 20 and the difference signal is then applied to the inverting input of the stage 68 in which it is subtracted from the signal passed by the low pass filter 1 6.
An alternative arrangement for measuring the dc offset present at the junction 24, which arrangement makes use of digital storage, will now be described. The output from the switch 42 is connected to an analogue to digital (ADC) converter 80 which, when the switch 42 is closed provides a digital version of the dc offset present at the junction 24. This digital version is applied to a store 82 which may comprise a RAM or which may comprise a ROM storing pre-determined dc offset values, the digital version constituting a ROM address. Irrespective of how the store 82 is implemented its output is applied to a DAC 84 which provides an analogue dc offset voltage to the differencing stage 20.
The principle of operation of this embodiment of the present invention is that if steps are not taken to compensate for local oscillator feedthrough and dc offsets at the output of the mixer 56, the main feedback loop will compensate for these and reduce them to substantially zero by producing an unwanted carrier signal at the output of the rf amplifier 38. By opening the switch 76 and closing the switch 42, dc offsets are put back into the circuit so that when the switch 76 closes, the re-inserted dc offsets are subtracted from the output signal from the filter 1 6. In a variant of Figure 3, the switch 43 is permanently closed or omitted and the switches 42 and 76 are operated in anti-phase. As a consequence
when the switch 42 is closed and the switch 76 is opened a loop is created in which the dc offset at the junction 24 is reduced to zero or minimised by loop action. On reversing the switches 42, 76, the circuit behaves substantially as previously described. Referring now to the circuit shown in Figure 4 the I and Q outputs of the digital modulator 10 are applied to respective DACs 1 2, 14. The corresponding analogue signals are filtered in low pass filters 1 6, 1 8, respectively, the outputs of which are applied to non-inverting inputs of first differencing stages 68, 70. The difference outputs from these stages 68, 70 are frequency up-converted in the quadrature related mixers 28, 30. The outputs of the mixers 28, 30 are combined at a summing node 35 and are relayed to a driver amplifier 36. The output of the driver amplifier 36 is coupled by way of a switch 76 to a rf power amplifier 38 which amplifies the signal at the output of the driver amplifier 36 and supplies it to an antenna 40. As will be described in greater detail later, the switch is provided to open the feedback loop when the dc offset voltages at the inputs of the mixers 28, 30 are being measured. A portion of the transmitter signal is coupled out by directional coupler 54 and supplied by way of an attenuator 39 to a signal dividing node 55. The node 55 is connected to quadrature related frequency down-conversion mixers 56, 58, respectively. The outputs of the mixers, 56, 58 are applied to non-inverting inputs of second differencing stages 20, 22.
Signals present at the inputs to the frequency up-conversion mixers 28, 30 are tapped off at junctions 24, 26 and are supplied to respective dc offset sampling circuits comprising switches 42, 44 and respective measuring circuits comprising amplifiers 50, 52 and capacitors 46, 48 and switches 43 and 45. The outputs of the amplifiers 50, 52 are supplied by way of the switches 43, 45 when closed to the respective inverting inputs of second differencing stages 20, 22. The outputs of the second differencing stages 20, 22 are coupled to the inverting inputs of the first differencing stages 68, 70. Optionally amplifiers 64, 66 are coupled the outputs of the second
differencing stages 20, 22, respectively. The first and second differencing stages 68, 70 and 20, 22 may be implemented as amplifiers having non- inverting inputs coupled to the outputs of the low pass filter 1 6, 1 8 and mixer 20, 22, respectively, and an inverting input coupled to an output of the respective dc measuring circuit.
In operation, the method of carrier suppression and dc offset nulling is based on sampling the dc offsets when the feedback loop is interrupted by opening the switch switches 43, 45 and 76. Simultaneously the switches
42, 44 are closed enabling the offset voltages at the junction 24, 26 to be sampled without altering the dc offsets produced by the mixers 56, 58.
Thereafter the operation of these switches 42 and 44 on the one hand and
43, 45 and 76 on the other hand is reversed and when the transmitter is active, the values of the dc offsets stored on the capacitors 46, 48 are subtracted from the dc offsets present in the respective outputs of the frequency down-conversion mixers 56, 58. The outputs of the differencing stages 20, 22, which outputs comprise any residual dc offset together with the analogue signals present at the outputs of the mixers 56, 58 are applied to the inputs of the differencing stages 68, 70. In other words dc offsets at the input of the mixers 28, 30 of the frequency up-converter are removed by the dc nulling loop which applies a correction voltage at an output of the frequency down-conversion mixers 56, 58, which correction voltage can be held after the nulling operation by the capacitors 46, 48 or other suitable memory device in the case of a digital measuring arrangement.
For this system to work correctly the I and Q inputs to the loop must be set to zero and the feedback loop itself must be broken at the rf side of the mixers during the nulling process, for example by opening the switch 76 and in so doing the feedback around the loop is reduced to zero without altering the dc offsets produced at the down-conversion mixer outputs. This process ensures that any dc offsets due to carrier feedthrough in the down conversion mixers are also removed by the dc nulling loop.
The dc offsets measured at the junctions 24, 26 may be stored
digitally using ADCs 80, 81 , stores 82, 83 and DACs 84, 85.
In Figure 4 the subtracting means comprising the differencing stages 20, 68 and 22, 70 may be implemented as a single stage as described with reference to Figure 3. In a variant of Figure 4, the switches 43, 45 are omitted so that when the switches 42, 44 are closed and the switch 76 is opened, loops are created in which the dc offset voltages are minimised or reduced to zero. Once the operation of the switches 42, 44 and 76 is reversed, the circuit behaves substantially as described previously. Although the embodiment of Figure 4 has been described with reference to quadrature related signals in which the baseband input signals I, Q are separated by 90° , the transmitter may be embodied such that there are any number of baseband inputs each going into its own frequency up- conversion mixer with an equal number of mixers in the frequency down- conversion paths of the feedback loop. In such cases the phase relationship between each input signal and the local oscillator input signal to each mixer is likely to be 1 80/n° where n is the number of input signals. For example n = 4 the phases of the input signals are 0,45,90 and 1 35°.
The dc nulling loop can be used as a method of control of the carrier signal where this is required. In this case the amplitude and phase of the carrier signal can be controlled accurately by adding a controlled dc voltage to the dc nuller input stage 50, 52 in either or both of the rf loops. This will result in carrier signal from the up-converter whose amplitude and phase is directly proportional to the vector sum of the two dc levels on the I and Q inputs of the dc nullers.
The invention may also be applied to other rf feedback circuits such as adaptive predistorting circuits and the magnitude (or envelope) part of a polar loop transmitter.
From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifications may involve other features which are already known in the design, manufacture and use of
systems linear transmitters and component parts therefor and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure of the present application also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.
Industrial Applicability Linear amplifiers for digital applications such as cellular and cordless telephones and digital private mobile radio transmitters and transceivers.
Claims
1 . A transmitter comprising frequency up-converting means for frequency up-converting an input signal to a transmission frequency, power amplifying means coupled to the frequency up-converting means, a feedback loop including means for deriving a portion of the amplitude of the output of the power amplifying means, frequency down-converting means for frequency down-converting the derived portion of the output of the power amplifying means, means for determining the dc offset at the input of the frequency up-converting means, means for subtracting the dc offset from the linearisation loop feedback error signal and for applying the difference signal obtained to the frequency up-converting means.
2. A transmitter as claimed in Claim 1 , characterised in that the means of determining the dc offset comprises sampling means having an input coupled to an input of the frequency up-converting means and an output coupled to the subtracting means, said sampling means having means for storing a dc offset voltage sampled at the input of the frequency up¬ converting means, and in that switching means is provided in a signal path of the signal at the transmission frequency in order to reduce the amplitude of said signal to zero whilst the dc offset voltage is being sampled.
3. A transmitter as claimed in Claim 2, characterised in that the sampling means comprises further switching means coupled to dc offset storage means, and in that said switching means and said further switching means operate in anti-phase to each other.
4. A transmitter as claimed in Claim 1 , 2 or 3, characterised in that the subtracting means comprises first and second differencing means each having first and second inputs and an output, in that the first input of the first differencing means is coupled to receive the input signal, the second input is coupled to the output of the second differencing means and its output is coupled to the frequency up-converting means and in that the second differencing means comprises amplifying means, the first input of which is coupled to the frequency up-converting means, the second input of which is coupled to the output of the frequency down-converting means and the output of which is coupled to the second input of the first differencing means.
5. A transmitter comprising at least first and second phase related signal paths, each of the first and second paths including frequency up¬ converting means for frequency up-converting respective input signals to a transmission frequency, means for combining outputs of the respective frequency up-converting means, power amplifying means coupled to the combining means, a feedback loop including means for deriving a portion of the output of the power amplifying means, signal splitting means for dividing the signal derived from the power amplifying means into at least first and second phase related feedback paths, each of the first and second phase related feedback paths comprising frequency down-converting means for frequency down-converting its portion of the derived signal at the transmission frequency, means for determining the dc offsets at the inputs of the respective frequency up-converting means and means for subtracting the respective dc offset from the respective linearisation loop feedback error signal and for applying the difference signal obtained to the respective frequency up-converting means.
6. A transmitter as claimed in Claim 5, characterised in that the means of determining the dc offsets comprises respective sampling means, each said sampling means having an input coupled to an input of the respective frequency up-converting means and an output coupled to its respective subtracting means, in that each said sampling means has means for storing a dc offset voltage sampled at the input of its respective frequency up-converting means, and in that switching means is provided in a signal path of the signal at the transmission frequency in order to reduce the amplitude of said signal to zero whilst the dc offset voltage is being sampled.
7. A transmitter as claimed in Claim 6, characterised in that the respective sampling means each comprise further switching means coupled to the dc offset voltage storing means, and in that said switching means and said further switching means operate in anti-phase to each other.
8. A transmitter as claimed in Claim 5, 6 or 7, characterised in that the respective subtracting means comprise first and second differencing means each having first and second inputs and an output, in that the first input of the first differencing means is coupled to receive its respective input signal, the second input is coupled to the output of the second differencing means and its output is coupled to its respective frequency up-converting means and in that the second differencing means comprises amplifying means, the first input of which is coupled to its respective frequency up¬ converting means, the second input of which is coupled to the output of its respective frequency down-converting means and the output of which is coupled to the second input of the first differencing means.
9. A transmitter as claimed in Claim 3 or 6, characterised in that the dc offset voltage storing means comprises analogue voltage storage means.
10. A transmitter as claimed in Claim 3 or 6, characterised in that the dc offset voltage storing means comprises digital storage means.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP96932784A EP0803147A1 (en) | 1995-10-24 | 1996-10-22 | Transmitter comprising carrier suppression and dc offset reduction means |
JP9516440A JPH10512133A (en) | 1995-10-24 | 1996-10-22 | Transmitter with carrier suppression and DC offset reduction means |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9521769.1 | 1995-10-24 | ||
GBGB9521769.1A GB9521769D0 (en) | 1995-10-24 | 1995-10-24 | Transmitter |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997015980A1 true WO1997015980A1 (en) | 1997-05-01 |
Family
ID=10782826
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB1996/001132 WO1997015980A1 (en) | 1995-10-24 | 1996-10-22 | Transmitter comprising carrier suppression and dc offset reduction means |
Country Status (5)
Country | Link |
---|---|
US (1) | US5793817A (en) |
EP (1) | EP0803147A1 (en) |
JP (1) | JPH10512133A (en) |
GB (1) | GB9521769D0 (en) |
WO (1) | WO1997015980A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2329085A (en) * | 1997-09-09 | 1999-03-10 | Gec Marconi Communications Lim | RF transmitter amplifier with Cartesian feedback and use of test DC offsets to reduce carrier breakthrough |
WO1999019990A2 (en) * | 1997-10-09 | 1999-04-22 | Nokia Telecommunications Oy | Compensation of delay in linearization loop of power amplifier |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2301247A (en) * | 1995-05-22 | 1996-11-27 | Univ Bristol | A cartesian loop transmitter amplifier |
US6498929B1 (en) * | 1996-06-21 | 2002-12-24 | Kabushiki Kaisha Toshiba | Receiver having DC offset decreasing function and communication system using the same |
WO1998000910A1 (en) * | 1996-06-28 | 1998-01-08 | Philips Electronics N.V. | Circuit arrangement comprising a feedback loop |
US5933767A (en) * | 1997-09-15 | 1999-08-03 | Motorola, Inc. | Apparatus and method for tuning the gain of a transmitter utilizing cartesian feedback |
US6215986B1 (en) * | 1997-09-26 | 2001-04-10 | Nortel Networks Corporation | Reducing radio transmitter distortion |
US6078628A (en) * | 1998-03-13 | 2000-06-20 | Conexant Systems, Inc. | Non-linear constant envelope modulator and transmit architecture |
US7515896B1 (en) | 1998-10-21 | 2009-04-07 | Parkervision, Inc. | Method and system for down-converting an electromagnetic signal, and transforms for same, and aperture relationships |
US6061551A (en) | 1998-10-21 | 2000-05-09 | Parkervision, Inc. | Method and system for down-converting electromagnetic signals |
US6370371B1 (en) | 1998-10-21 | 2002-04-09 | Parkervision, Inc. | Applications of universal frequency translation |
US7236754B2 (en) | 1999-08-23 | 2007-06-26 | Parkervision, Inc. | Method and system for frequency up-conversion |
US6813485B2 (en) | 1998-10-21 | 2004-11-02 | Parkervision, Inc. | Method and system for down-converting and up-converting an electromagnetic signal, and transforms for same |
US7039372B1 (en) | 1998-10-21 | 2006-05-02 | Parkervision, Inc. | Method and system for frequency up-conversion with modulation embodiments |
US6879817B1 (en) | 1999-04-16 | 2005-04-12 | Parkervision, Inc. | DC offset, re-radiation, and I/Q solutions using universal frequency translation technology |
US6853690B1 (en) | 1999-04-16 | 2005-02-08 | Parkervision, Inc. | Method, system and apparatus for balanced frequency up-conversion of a baseband signal and 4-phase receiver and transceiver embodiments |
US6169463B1 (en) * | 1999-03-24 | 2001-01-02 | Philips Electronic North America Corp. | Quadrature modulator with set-and-forget carrier leakage compensation |
FI107212B (en) * | 1999-03-26 | 2001-06-15 | Nokia Networks Oy | I / Q modulator DC offset correction |
US7110444B1 (en) | 1999-08-04 | 2006-09-19 | Parkervision, Inc. | Wireless local area network (WLAN) using universal frequency translation technology including multi-phase embodiments and circuit implementations |
US7693230B2 (en) | 1999-04-16 | 2010-04-06 | Parkervision, Inc. | Apparatus and method of differential IQ frequency up-conversion |
US7065162B1 (en) | 1999-04-16 | 2006-06-20 | Parkervision, Inc. | Method and system for down-converting an electromagnetic signal, and transforms for same |
US8295406B1 (en) | 1999-08-04 | 2012-10-23 | Parkervision, Inc. | Universal platform module for a plurality of communication protocols |
DE19946669C2 (en) | 1999-09-29 | 2001-09-27 | Rohde & Schwarz | Method for setting a phase angle of a phase shifter of a transmission device |
DE19946668C2 (en) | 1999-09-29 | 2001-09-27 | Rohde & Schwarz | Transmitting device and method for its rapid switching |
US7010286B2 (en) | 2000-04-14 | 2006-03-07 | Parkervision, Inc. | Apparatus, system, and method for down-converting and up-converting electromagnetic signals |
WO2002025846A2 (en) * | 2000-09-20 | 2002-03-28 | Koninklijke Philips Electronics N.V. | Calibration of a transmit branch and/or a receive branch of a quadrature transmitter and/or transceiver |
DE60025458T2 (en) * | 2000-10-30 | 2006-09-28 | Texas Instruments Inc., Dallas | Method for estimating and removing a time-variant DC offset |
DE60024831T2 (en) * | 2000-10-30 | 2006-08-03 | Texas Instruments Inc., Dallas | Apparatus for compensating the DC offset of a quadrature demodulator, and method therefor |
US7454453B2 (en) | 2000-11-14 | 2008-11-18 | Parkervision, Inc. | Methods, systems, and computer program products for parallel correlation and applications thereof |
FI20010330A0 (en) * | 2001-02-21 | 2001-02-21 | Nokia Mobile Phones Ltd | A method for reducing interference from a transmitter and a transmitter |
US6704551B2 (en) * | 2001-02-21 | 2004-03-09 | Koninklijke Philips Electronics N.V. | Calibration of in-phase and quadrature transmit branches of a transmitter |
JP4046489B2 (en) * | 2001-07-17 | 2008-02-13 | 富士通株式会社 | Transmitter amplifier parallel operation system |
US7072427B2 (en) * | 2001-11-09 | 2006-07-04 | Parkervision, Inc. | Method and apparatus for reducing DC offsets in a communication system |
US6970689B2 (en) * | 2002-02-15 | 2005-11-29 | Broadcom Corporation | Programmable mixer for reducing local oscillator feedthrough and radio applications thereof |
JP3712985B2 (en) * | 2002-02-22 | 2005-11-02 | アンリツ株式会社 | Method for detecting carrier leak adjustment point of quadrature modulator, carrier leak adjustment method, and quadrature modulation apparatus |
US7460584B2 (en) | 2002-07-18 | 2008-12-02 | Parkervision, Inc. | Networking methods and systems |
US7379883B2 (en) | 2002-07-18 | 2008-05-27 | Parkervision, Inc. | Networking methods and systems |
FR2844412B1 (en) * | 2002-09-05 | 2004-12-03 | Thomson Licensing Sa | METHOD AND DEVICE FOR MODULATING A CARRIER WITH AMPLITUDE AND PHASE ERROR COMPENSATION |
EP1552619A1 (en) * | 2002-10-15 | 2005-07-13 | Sirific Wireless Corporation | Dc trimming circuit for radio frequency (rf) down-conversion |
US20050020205A1 (en) * | 2003-07-23 | 2005-01-27 | Ramin Khoini-Poorfard | Apparatus and method for carrier feedthrough cancellation in RF upconverters |
US20050020217A1 (en) * | 2003-07-23 | 2005-01-27 | Ramin Khoini-Poorfard | Communication terminal with low carrier feedthrough and communication system using such a terminal |
GB0319952D0 (en) * | 2003-08-26 | 2003-09-24 | Nec Technologies Uk Ltd | Apparatus for reducing DC offset on a transmission signal |
US7369624B2 (en) * | 2004-06-01 | 2008-05-06 | Orbital Sciences Corp. | Carrier suppression type modulator with encoded modulating signals |
FR2871629A1 (en) * | 2004-06-09 | 2005-12-16 | Thomson Licensing Sa | FREQUENCY CONVERTING DEVICE, METHOD OF CALIBRATING THE DEVICE, AND SYSTEM FOR TRANSMITTING / RECEIVING ELECTROMAGNETIC SIGNALS HAVING SUCH A DEVICE |
US20060050810A1 (en) * | 2004-07-29 | 2006-03-09 | Interdigital Technology Corporation | Hybrid transmitter architecture having high efficiency and large dynamic range |
WO2006035509A1 (en) * | 2004-09-29 | 2006-04-06 | Nec Corporation | Error calculation circuit for mixer |
JP4628853B2 (en) * | 2005-04-26 | 2011-02-09 | 三菱電機株式会社 | Carrier leakage power reduction circuit |
US7831220B2 (en) * | 2005-07-26 | 2010-11-09 | Broadcom Corporation | Methods and systems for calibrating for gain and phase imbalance and local oscillator feed-through |
US8036622B2 (en) * | 2005-09-28 | 2011-10-11 | Qualcomm, Incorporated | DC offset cancellation circuit for a receiver |
US20070161356A1 (en) * | 2006-01-12 | 2007-07-12 | Hoon Bryan A | Method and apparatus for improved carrier feed thru rejection for a linear amplifier |
US7688880B2 (en) * | 2006-05-31 | 2010-03-30 | Spreadtrum Communications Inc. | Method and apparatus for reduced noise and carrier feedthrough in multimode transmitter |
US7941106B2 (en) * | 2007-05-10 | 2011-05-10 | Skyworks Solutions, Inc. | Systems and methods for controlling local oscillator feed-through |
US8548091B2 (en) * | 2007-12-21 | 2013-10-01 | Apple Inc. | Measuring and correcting errors in a transmit chain with an IQ up-converter and IQ down-converter |
EP2272171A1 (en) * | 2008-04-07 | 2011-01-12 | Nxp B.V. | Cancellation of oscillator remodulation |
US8903344B2 (en) * | 2010-11-30 | 2014-12-02 | Qualcomm Incorporated | Programmable attenuator |
US20140269985A1 (en) * | 2013-03-14 | 2014-09-18 | Analog Devices Technology | Dc bias estimation of a radio frequency mixer |
WO2016142424A1 (en) * | 2015-03-09 | 2016-09-15 | Sony Corporation | Device and method for determining a dc component |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4243955A (en) * | 1978-06-28 | 1981-01-06 | Motorola, Inc. | Regulated suppressed carrier modulation system |
US5012208A (en) * | 1989-04-11 | 1991-04-30 | Telenokia Oy | Quadrature modulator having compensation for local oscillator leak |
US5396196A (en) * | 1993-12-29 | 1995-03-07 | At&T Corp. | Quadrature modular with adaptive suppression of carrier leakage |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5584059A (en) * | 1993-06-30 | 1996-12-10 | Motorola, Inc. | DC offset reduction in a zero-if transmitter |
JPH0832464A (en) * | 1994-07-15 | 1996-02-02 | Uniden Corp | Carrier leak correction method in transmitter |
GB2293935B (en) * | 1994-10-03 | 1999-07-14 | Linear Modulation Tech | Automatic calibration of carrier suppression and loop phase in a cartesian amplifier |
-
1995
- 1995-10-24 GB GBGB9521769.1A patent/GB9521769D0/en active Pending
-
1996
- 1996-10-22 JP JP9516440A patent/JPH10512133A/en not_active Ceased
- 1996-10-22 EP EP96932784A patent/EP0803147A1/en not_active Withdrawn
- 1996-10-22 WO PCT/IB1996/001132 patent/WO1997015980A1/en not_active Application Discontinuation
- 1996-10-23 US US08/735,629 patent/US5793817A/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4243955A (en) * | 1978-06-28 | 1981-01-06 | Motorola, Inc. | Regulated suppressed carrier modulation system |
US5012208A (en) * | 1989-04-11 | 1991-04-30 | Telenokia Oy | Quadrature modulator having compensation for local oscillator leak |
US5396196A (en) * | 1993-12-29 | 1995-03-07 | At&T Corp. | Quadrature modular with adaptive suppression of carrier leakage |
Non-Patent Citations (2)
Title |
---|
PATENT ABSTRACTS OF JAPAN, Vol. 17, No. 283, E-1373; & JP,A,05 014 429 (OKI ELECTRIC IND CO LTD), 22 January 1993. * |
PATENT ABSTRACTS OF JAPAN, Vol. 17, No. 456, E-1418; & JP,A,05 102 881 (MITSUBISHI ELECTRIC CORP), 23 April 1993. * |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2329085A (en) * | 1997-09-09 | 1999-03-10 | Gec Marconi Communications Lim | RF transmitter amplifier with Cartesian feedback and use of test DC offsets to reduce carrier breakthrough |
GB2329085B (en) * | 1997-09-09 | 2002-06-12 | Gec Marconi Comm Ltd | RF transmitter |
WO1999019990A2 (en) * | 1997-10-09 | 1999-04-22 | Nokia Telecommunications Oy | Compensation of delay in linearization loop of power amplifier |
WO1999019990A3 (en) * | 1997-10-09 | 1999-06-24 | Nokia Telecommunications Oy | Compensation of delay in linearization loop of power amplifier |
AU745684B2 (en) * | 1997-10-09 | 2002-03-28 | Nokia Telecommunications Oy | Compensation of delay in linearization loop of power amplifier |
US6690743B1 (en) | 1997-10-09 | 2004-02-10 | Nokia Telecommunications Oy | Compensation of delay in linearization loop of power amplifier |
Also Published As
Publication number | Publication date |
---|---|
JPH10512133A (en) | 1998-11-17 |
EP0803147A1 (en) | 1997-10-29 |
US5793817A (en) | 1998-08-11 |
GB9521769D0 (en) | 1996-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5793817A (en) | DC offset reduction in a transmitter | |
US7409004B2 (en) | Hybrid polar modulator differential phase Cartesian feedback correction circuit for power amplifier linearization | |
US6980604B2 (en) | Transmission device and transmission method | |
US6934341B2 (en) | Method and apparatus for plurality signal generation | |
US7657236B2 (en) | Transmitter having reduced local oscillator (LO) leakage by determining direct LO coupling and baseband DC offset | |
EP1282224B1 (en) | Distortion compensation apparatus | |
US6535561B2 (en) | Dual-mode modulation systems and methods including oversampling of narrow bandwidth signals and DC offset compensation | |
US5959499A (en) | Predistortion system and method using analog feedback loop for look-up table training | |
EP1142250B1 (en) | Power i-q modulation systems and methods using predistortion circuit | |
US6763227B2 (en) | Systems and methods for modulator calibration | |
US8068557B2 (en) | IQ-modulator pre-distortion | |
US6993091B2 (en) | Correction of DC-offset of I/Q modulator | |
KR100421145B1 (en) | Compensating method and circuit of non-linear distortion | |
KR100438445B1 (en) | Compensating method and circuit of non-linear distortion | |
JP2002506307A (en) | Precompensator | |
US6100827A (en) | Modulation systems and methods that compensate for DC offset introduced by the digital-to-analog converter and/or the low pass filter thereof | |
CA2439018A1 (en) | Cartesian loop systems with digital processing | |
US20070123182A1 (en) | Local oscillator leakage cancellation in radio transmitter | |
JP2002330032A (en) | Distortion improvement circuit | |
US6856196B2 (en) | Distortion compensator | |
GB2347031A (en) | A distortion cancellation arrangement between a frequency converter and an amplifier | |
EP1469593A2 (en) | A distortion compensation circuit and a transmission apparatus | |
US5473460A (en) | Adaptive equalizer for analog optical signal transmission | |
KR20050069500A (en) | Method for eliminating local oscillation leakage, and transmitter for the same | |
JP2003110371A (en) | Distortion compensating device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1996932784 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WR | Later publication of a revised version of an international search report | ||
WWP | Wipo information: published in national office |
Ref document number: 1996932784 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1996932784 Country of ref document: EP |