WO1997026708A1 - A DELTA-SIGMA (ΔΣ) MODULATOR HAVING A DYNAMICALLY TUNABLE CONTINUOUS TIME Gm-C ARCHITECTURE - Google Patents
A DELTA-SIGMA (ΔΣ) MODULATOR HAVING A DYNAMICALLY TUNABLE CONTINUOUS TIME Gm-C ARCHITECTURE Download PDFInfo
- Publication number
- WO1997026708A1 WO1997026708A1 PCT/US1997/000621 US9700621W WO9726708A1 WO 1997026708 A1 WO1997026708 A1 WO 1997026708A1 US 9700621 W US9700621 W US 9700621W WO 9726708 A1 WO9726708 A1 WO 9726708A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- tunable
- inverting
- modulator
- resonator
- common mode
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/392—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation
- H03M3/396—Arrangements for selecting among plural operation modes, e.g. for multi-standard operation among different frequency bands
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/402—Arrangements specific to bandpass modulators
- H03M3/404—Arrangements specific to bandpass modulators characterised by the type of bandpass filters used
- H03M3/406—Arrangements specific to bandpass modulators characterised by the type of bandpass filters used by the use of a pair of integrators forming a closed loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/43—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
- H03M3/454—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage
Definitions
- This invention relates to Delta-Sigma ( ⁇ ) modulators and more specifically to a dynamically tunable continuous time Gm-C architecture for a ⁇ modulator.
- a ⁇ modulator utilizes oversampling and noise shaping to increase the signal-to-noise ratio (SNR) of an analog to digital converter (ADC) .
- the ⁇ modulator includes a comparator and a filter in a feedback loop.
- the comparator digitizes an analog signal at a very low resolution, typi ⁇ cally 1-bit, at a very high sampling rate kf s , where f s is twice the signal bandwidth i.e. the Nyquist rate, and k is the oversampling ratio.
- Oversampling expands the bandwidth of the ADC so that the signal spectrum occupies only a por ⁇ tion of the total bandwidth.
- the filter shapes the comparator's otherwise uniform quantization noise spectrum so that the bulk of the quantization noise occurs outside the signal spectrum. As a result, the SNR in the signal spectrum is increased dramatically.
- LPF low-pass filter
- a BPF ⁇ modulator is implemented by placing a resona ⁇ tor in the feedback path.
- the resonator looks like a LPF to the input signal and a bandstop filter to the quantization noise.
- the resonator is designed so that the filter's stop band coincides with the signal spectrum.
- the resonator shapes the quantization noise spectrum so that most of the noise occurs at frequencies outside the signal spectrum.
- FIG. 5 of Shoaei shows a fourth order bandpass structure including two Gm-C resonators connected in cascade to define the modulator's fixed resonant frequency.
- the standard fixed transconductance (Gm) cell has a high band- width, high quality factor and constant common mode current, which are required to maintain the overall performance and
- a circuit's quality factor where ⁇ u) ⁇ 2 - ( ⁇ and ⁇ 2 , u» ⁇ are the frequencies on either side of the resonant frequency at which the signal amplitude is reduced by 3dB.
- Tunable Gm cells are used to compensate for variations in active filter components where low bandwidth and low quality factor are not an issue.
- Heij et al "Transconductor and Integrator Circuits for Integrated Bi ⁇ polar Video Frequency Filters," Proceeding of ISCAS, 1989, pp. 114-117, disclose two matched resistors Rl connected in .parallel around a variable transconductance cell, which in ⁇ cludes a standard Gm cell whose transconductance G ⁇ is cur- rent dependent.
- the matched resistors preferably have a very high resistance so that the Gm cell's differential mode impedance is also very high. Thus, all of the differential signal current is used to charge the integrating capacitors and does not leak significantly through the resistors.
- the high resistance also produces a high common mode impedance such that any variations in the common mode input signal are amplified. This reduces the tuning band ⁇ width to approximately 20% around the center resonant fre ⁇ quency.
- ⁇ cannot be set to zero, and hence the Gm cell is limited to strictly positive transconductances.
- known fixed and tunable Gm cells are often implemented with all NPN bi ⁇ polar transistors. As a result, the Gm cell only sinks current. It thus becomes necessary to provide a positive current source (PCS) that supplies a common mode current, which is then modulated by the input signal.
- PCS positive current source
- One approach is to tie a resistor to a positive supply voltage to provide .the common mode current. This approach has the same draw ⁇ backs as Heij's tunable Gm cell.
- a second approach is to use PNP, PMOS or P-JFET transistors to supply the common mode current.
- the present invention provides a continuous-time tunable Gm-C architecture for a ⁇ modulator that can implement both lowpass and bandpass filters, compensate for processing variations, and dynami ⁇ cally track changes in the signal spectrum's carrier frequency while maintaining a high quality factor, a wide tuning bandwidth, a stable common mode operating point, and a high SNR.
- the resonator shapes the quantizer's otherwise uniform quantization noise spectrum so that the bulk of the quantization noise occurs outside the signal spectrum.
- tunable Gm cell tunes the resonator's resonant frequency to the signal spectrum's carrier frequency to maximize the modulator's SNR.
- An alternate embodiment of the tunable Gm cell has a reduced transconductance range and reduced distortion.
- a positive current source supplies I CIri/ while maintaining a common mode resistance of R/2 and a theoretically infinite differential mode resistance.
- the resonator's reso- nant frequency can be varied from DC to approximately 1 Ghz while maintaining a stable common mode operating point and improving the modulator's quality factor.
- FIG. 1 is a schematic diagram of a dynamically tunable second order continuous time ⁇ modulator that employs the invention
- FIG. 2 is a plot of the signal and noise spectrums as a function of frequency for the ⁇ modulator of FIG. 1;
- FIG. 3 is a schematic diagram of a dynamically tunable fourth order continuous time ⁇ modulator
- FIG. 4 is a plot of the signal and optimized noise spectra as a function of frequency for the ⁇ modulator of
- FIG. 3
- FIG. 5 is a block diagram of an ADC implementation for a spread spectrum input signal,-
- FIG. 6 is a block diagram of a preferred tunable Gm -cell that is included in the circuit shown in FIG. 1;
- FIG. 7 is a schematic diagram of the tunable Gm cell shown in FIG. 6;
- FIGS. 8a and 8b are single and differential ended equivalent circuit representations, respectively, of a pre ⁇ ferred positive current source that is included in the cir ⁇ cuit shown in FIG. 1;
- FIG. 9 is a schematic diagram of the positive current source shown in FIG. 8;
- FIG. 10 is a schematic diagram of a preferred variable delay circuit that is included in the circuit shown in FIG. 1; and FIG. 11 is a block diagram of an alternate embodiment of the tunable Gm cell.
- the present invention provides a dynamically tunable continuous-time ⁇ modulator that is implemented with a Gm-C resonator architecture.
- the differential mode resistance can be several orders of magnitude larger than the common mode resistance.
- a modification of the Gm cell provides better signal dynamic range over a reduced transconductance range.
- This architecture allows the noise shaping character ⁇ istics of the ⁇ modulator to be dynamically tuned to 1) select a LPF or BPF architecture with resonant frequencies ranging from DC to approximately lGhz with current process- ing technology, 2) compensate for processing errors to match the resonant frequency to the signal carrier frequency, and -3) compensate the ⁇ modulator to changing signal proper ⁇ ties such as found in Spread Spectrum applications.
- the ⁇ modulator is typically used in ADCs, but can also be used in digital-to-analog converters (DACs) , signal detectors, and pulse code modulators.
- This architecture provides approxi ⁇ mately two orders of magnitude improvement in bandwidth, 20 dB SNR improvement, and approximately an order of magnitude increase in quality factor over known architectures.
- FIG. 1 shows a second order continuous-time dynamically tunable ⁇ modulator 10 that is implemented with a tunable
- a time varying differential analog voltage sig ⁇ nal x(t) which occupies a known portion of the available bandwidth, is applied to the differential input 12 of a Gm cell 14.
- the cell 14 converts the signal into a differen ⁇ tial analog current signal at a first pair of current sum- ming nodes 16.
- the current signal is driven into a tunable resonator 18, which integrates and converts the current into a differential analog voltage signal x' (t) across a second pair of current summing nodes 20.
- a pair of positive cur ⁇ rent sources 21a and 21b supply common mode current at the first and second pairs of current summing nodes 16 and 20, respectively, which establishes a common mode voltages at the nodes.
- a low bit quantizer 22 oversamples x' (t) and outputs a digital voltage signal y(k) at a pair of output terminals 23.
- the quantizer 22, preferably 1-bit, samples x'(t) at a frequency of kf s , where f s is the Nyquist rate and k is the oversampling ratio, typically between 4X and 128X.
- the output voltage y(k) is converted into an analog current level and negatively fed back to the first and second sum- ming nodes, where it is held until the next clock cycle.
- the conversion is preferably accomplished using two 1-bit current steering DACs 24, which accurately generate repro ⁇ ducible binary current levels.
- a variable delay 26 is con ⁇ nected between the resonator 18 and the quantizer 22 to add a negative phase delay to offset the positive phase delay induced by the quantizer 22 and stabilize the feedback path 27.
- the fixed Gm cell's differential input 32 and differential output 34 are connected to the first and second pairs of current sum ⁇ ming nodes 16 and 20, respectively.
- the tunable Gm cell's differential input 36 and differential output 38 are connected to the second and first pairs of current summing nodes 20 and 16, respectively, in a negative feedback con- figuration.
- a capacitor 40 having capacitance Cl is connected across the first pair of current summing nodes 16 to integrate their differential current and produce a volt ⁇ age across the differential input 32 to drive the fixed Gm cell 28.
- a capacitor 42 having capacitance C2 is connected across the second pair of current summing nodes 20 to inte ⁇ grate their differential current and produce the voltage x' (t) that is input to the variable delay 26.
- the resonator 18 has a frequency response:
- the resonator's resonant frequency is varied from DC to an upper frequency limit by varying G ⁇ from 0 to +G f .
- Current processing technologies provide an upper frequency limit of approximately 1 Ghz.
- the ⁇ modulator 10 has an output spectrum Y(s) given by:
- X(s) is the spectrum of the input signal x(t) and Q(s) is the quantization noise spectrum.
- the input spectrum X(s) occupies the known portion of bandwidth. Outside the known bandwidth the amplitude of the input spectrum X(s) is reduced to approximately zero.
- the quantization noise spectrum Q(s) is distributed approximately uniformly from DC to kf s .
- the coefficients a and b are time varying functions of the capacitances Cl and C2 and transconductances Gl and G ⁇ . They result from the nonlinearity of the quantizer, but are not significant in the analysis of the modulator.
- the quantization noise spectrum Q(s) is shaped by a band-stop filter so that the
- the resonant frequency is preferably tuned to the center frequency of the input spectrum X(s) . For example, if the input signal is symmet ⁇ rically modulated about a single carrier frequency, the resonant frequency is tuned to the carrier frequency.
- the frequency response H(s) simplifies to 1/s, which is the response of an integrator.
- the architecture can im ⁇ plement both LPF and BPF, which remove quantization noise by high pass filtering and band stop filtering, respectively.
- the resonant frequency may be offset from DC to optimize the SNR.
- the input spectrum X(s) is shaped by a LPF.
- the amplitude of the signal component is reduced at higher frequencies.
- the input signal x(t) can be fed forward to the input of the resonator 18 so that the input spectrum X(s) is band pass filtered instead of low pass filtered.
- the feedforward coefficients are tuned so that the BPF's resonant frequency also tracks the center frequency.
- the BPF frequency response is a maximum at the center frequency.
- the output noise spectrum N(s) is shaped so that the noise is effectively high pass filtered.
- the zero in the noise spectrum N(s) is not placed at DC • as it would be in a true LPF architecture, but is shifted to the middle of the signal bandwidth. This produces a marginally better SNR.
- the center frequency of the input spectrum X(s) is, for example, 100 Mhz
- the output noise spectrum N(s) is shaped so that the noise is effectively band-stop filtered.
- the filter's resonant fre- quency is preferably matched to the center frequency to re ⁇ cute the amount of noise in the signal spectrum.
- the abil ⁇ ity to accurately tune the resonant frequency improves the modulator's SNR by approximate 20 dB.
- a fourth order ⁇ modulator 44 is implemented by placing an additional resonator circuit 46 in cascade with the ⁇ modulator 10 shown in FIG. 1.
- the res ⁇ onator circuit 46 includes a fixed Gm cell 48 for converting the input signal x(t) into a current signal, a tunable res ⁇ onator 50 for integrating and converting the current signal into a voltage signal to drive the second stage resonator circuit 52, and a pair of 1-bit DACs 54 for feeding the output signal y(k) back to the tunable resonator 50.
- the tunable resonator 50 includes a fixed Gm cell 56 and a tun-
- the tunable resonator 50 has a frequency response:
- the resonator ' s resonant frequency is varied from DC to approximately lGhz by varying G from 0 to +G f .
- the fourth-order ⁇ modulator 44 has an output spec- trum Y ( s ) given by :
- the quantization noise spectrum Q(s) is shaped by a fourth order band-stop filter having zeroes at ⁇ 0 and ⁇ > ⁇ to generate the output noise spectrum N(s) .
- the tunable Gm cells 30 and 58 can be tuned so that their resonant frequencies are equal, thereby pro ⁇ ducing a band-stop filter that has a sharper transition be ⁇ tween the stop and pass bands. Alternately, the cells can be tuned to split the zeroes in the output noise spectrum N(s) to reduce the noise over the entire bandwidth of the signal spectrum.
- Higher order modulators can be realized by adding additional resonator circuits in cascade.
- the resonant frequencies are split and tuned so that the zeroes in the noise spectrum N(s) oc- cur at the low and high frequencies in the signal spectrum X(s) .
- the signal spectrum X(s) has a bandwidth of lOOKhz and center frequency at DC
- one resonant frequency is tuned to DC and the other resonant frequency is tuned to lOOKhz.
- the signal spectrum X(s) has a bandwidth of 400Khz and a center frequency of lOOMhz
- the resonant frequencies are tuned to 99.8 Mhz and 100.2 Mhz, respectively.
- a dynamically tunable ADC 68 can be implemented using a tunable ⁇ modulator 70 of the type shown in FIGs. 1 and 3 to digitize a spread spectrum input signal s(t) whose carrier frequency varies with time, while maintaining a high SNR.
- the ⁇ modulator 70 is tuned to the carrier frequency and outputs a digital signal y(k) .
- a programmable digital filter 72 preferably a finite impulse response (FIR) filter, is also tuned to the carrier frequency so that it passes the signal spectrum and rejects the out-of-band quantization noise to generate a digital signal y' (k) at the oversampled rate of kf s .
- a decimator 74 digitally resamples the filtered digital signal to remove the redundant signal information introduced by the oversampling process and output a lower rate signal y" (k) .
- a SNR circuit 76 continuously computes the SNR of the output signal y" (k) , and adjusts the resonant frequencies of the modulator 70 and the filter 72 to track the time-vari ⁇ ance of the input signal's carrier frequency and thereby maintain a high SNR.
- the modulator's resonant frequencies are tuned by varying the respective transconductances G2 and G4.
- the digital filter is tuned by reloading the filter with a set of filter coefficients designed for the current carrier frequency. In practice, a plurality of coefficient sets at discrete carrier frequencies will be predesigned and stored in memory. During operation, the set of coefficients closest to the current carrier frequency will be selected.
- a tunable Gm cell 78 of the type shown in FIGs.
- 1 and 3 includes a fixed Gm cell 80 that has transconductance G f .
- a current divider 82 varies the cell's transconductance by splitting the current signals into two pair of branches and routing the current from one branch in each pair to the current divider's differential output. The apportionment of current between the two branches, and hence ⁇ , is set by a control voltage V c . At this point, both the common mode and differential mode sig ⁇ nals are a function of ⁇ .
- the portion of the common mode signal that was removed by the current divider is added back into the signal path by a recombination circuit 83 so that the differential mode current signals ⁇ v(t)G f are scaled by ⁇ and the common mode current signals I cm are independent of ⁇ .
- the recombination circuit 83 is preferably implemented (as shown in detail in FIG. 7) by cross-coupling the second branches in each pair to the differential output 88. This both removes the ⁇ dependency and doubles the effect of splitting the current, which allows ⁇ to range from +1 to- 1.
- the same effect can be accomplished by providing another Gm cell and current divider that are driven by the same voltage signal v(t) and control voltage Vc and cross-coupling that current divider's second branches to the differential output 88.
- this requires twice the number of components and may not completely eliminate the common mode signal's dependence on ⁇ if there is any mismatch between the components.
- the second Gm cell can be eliminated with the only effect being that ⁇ is constrained to lie between 0 and +1.
- the tunable Gm cell 78 is prefera ⁇ bly implemented in an all NPN bipolar architecture, which increases the cell's bandwidth.
- the Gm cell 80 which is of the type used both in the tunable Gm cell as well as the fixed Gm cells, includes a pair of transistors Ql and Q2 whose emitters 90 and 92, respectively, are connected to opposite sides of a resistor Rl having a resistance 2R.
- a pair of biasing current sources Is are connected between the emitters 90 and 92, respectively, and a low supply voltage Vee, typically ground.
- the current sources Is sink the common mode current I cm that flows through the transistors Ql and Q2.
- the current divider 82 comprises two pair of differen ⁇ tially connected NPN transistors Q3 , Q4 and Q5, Q6.
- the bases 110 and 112 of transistors Q4 and Q5 are connected to a positive voltage node 114, and the bases 116 and 118 of Q3 and Q6 are connected to a negative voltage node 120.
- the control voltage Vc is applied differentially to the negative and positive nodes 120 and 114 to control the transistors' base-emitter voltages such that transistors Q4 and Q5 conduct G times their respective tail currents and transistors Q3 and Q6 conduct (1-G) times their respective tail currents where 0 ⁇ G ⁇ 1.
- Vc is large and posi ⁇ tive G approaches 1 so that transistors Q4 and Q5 conduct substantially all of their respective tail currents.
- a current controlled circuit 122 generates the control voltage V c to select the value of G.
- the circuit 122 includes a pair of diode connected NPN transistors Q7 and Q8 whose respective base-collector junctions 126 and 128 are tied to a reference voltage Vref. Their emitters 130 and 132 are connected to the positive and negative voltage nodes 114 and 120, respectively.
- Variable current sources 134 and 136 supply currents II and 12 that flow through transistors Q7 and Q8, respectively, so that the control voltage V c is given by:
- the splitting fraction G varies between 0 and 1 in re ⁇ sponse to the control voltage V c according to the following relation:
- the tuning factor ⁇ (1-2G) can be easily and accurately controlled by varying the supply currents II and 12.
- the collectors 138 and 140 of transistors Q4 and Q5 are cross-coupled to the collectors 142 and 144 of transistors Q6 and Q3 at current summing nodes 146 and 148, respective- ly.
- the current flowing into node 148 is (1-G) (I cm + v (t)/2R) + Gil d - v(t)/2R, which equals 1 ⁇ + (v(t) /2R) (1-2G) .
- the output impedance of the Gm cell 78 looking into nodes 146 and 148 is the parallel combination of the resis ⁇ tances of transistors Q6 and Q4, and of the transistors Q3 and Q5, respectively.
- a pair of cascode transistors Q9 and QIO are connected such that their current circuits 150 and 152 conduct current from nodes 148 and 146, respectively, to the cell's differ ⁇ ential output 88.
- Their bases 154 and 156 are connected to the reference voltage Vref.
- the output impedance- looking into the differential outputs 88 is the resistance of transistors Q9 and QIO.
- the transconductance G ⁇ of the tunable Gm cell 78 is the differential output current divided by the input voltage signal, and is approximately given by:
- FIGs. 8a and 8b are equivalent single and differential ended circuit representations of a positive current source (PCS) 158 of the type shown in FIG.
- PCS positive current source
- the PCS 158 includes a pair of unity gain single-ended inverting amplifiers 160 and 162 that are connected in anti-parallel across a pair of matched resistors R2 and R3 having resis ⁇ tance R 0 at output terminals 164 and 166, respectively.
- the PCS 158 includes a unity gain differ ⁇ ential amplifier 163 whose non-inverting and inverting in ⁇ puts are connected to output terminals 164 and 166, respec ⁇ tively.
- the resistors R2 and R3 are connected across the non-inverting and inverting sides of amplifier 163.
- a constant voltage VI is applied across the resistors
- the PCS has a common mode impedance of Ro/2, which is small enough to maintain a stable common mode operating point with process variations providing minimal impact.
- a change in the differential mode voltage of + ⁇ v at terminal 164 and of - ⁇ v at terminal 166 does not effect the voltage across resistors R2 and R3.
- the PCS has an ideal differential mode impedance of infinity.
- the differential mode impedance can be serveral orders of magnitude larger than the common mode impedance, which allows us to maintain a high Q.
- FIG. 9 illustrates an NPN circuit topology for the PCS 158 shown in FIG. 8a and 8b.
- the inverting amplifier 160 (one side of the differential amplifier 163) includes NPN transistors Qll and Q12, which are connected as an emitter follower and a degenerated common-emitter inverting ampli ⁇ bomb, respectively.
- Transistor Qll's base 168 is connected at output terminal 164, its collector 170 is tied to a high supply voltage Vcc, and its emitter 172 is connected to a current source Isl.
- Transistor Q12's base 174 is connected to emitter 172, its collector 176 is connected to a resistor R4, and its emitter 178 is connected to a resistor R5.
- resistor R4 The other side of resistor R4 is tied to the supply voltage Vcc and the other side of resistor R5 (which is at virtual ground) is connected through a current source Is2 to the low supply voltage Vee.
- the amplifier's output voltage is taken at transistor Q12's collector 176 and is applied to the base 179 of an emitter follower buffer transistor Q13.
- Q13 ' s collector 180 is tied to the positive supply voltage Vcc and its emitter 181 is connected to resistor R3.
- Qll increases the voltage across resistor R5. This increases the current flowing through resistors R5 and R4, which reduces the amplifier's output voltage at Q12' s col ⁇ lector 176. This in turn reduces the voltage at Q13 ' s emitter 181.
- the inverting amplifier 160 and level shifting transistor Q13 together must have unity gain to achieve in- finite differential mode resistance. Ideally, the emitter follower transistors Qll and Q13 and inverting amplifier transistor Q12 have unity gain. However, their gains are typically slightly less than 1. Thus, to achieve high dif ⁇ ferential mode impedance the resistance of R4 is set to be greater than the resistance of R5.
- the unity gain inverting amplifier 162 (the other side of differential amplifier 163) is identical to amplifier 160 and includes NPN transistors Q14 and Q15, which are connected as an emitter follower and a degenerated common- emitter inverting amplifier, respectively.
- Transistor Q14's base 182 is connected at output terminal 166, its collector
- Transistor Q15's base 186 is connected to emitter 184, its collector 188 is connected to a resistor R6, and its emitter 190 is connected to a resistor R7.
- the other side of resistor R6 is tied to the supply voltage Vcc and the other side of resistor R7 (which is at virtual ground) is connected through the cur ⁇ rent source Is2 to the low supply voltage Vee.
- the ampli ⁇ bomb's output voltage is taken at transistor Q15's collector 188 and is applied to the base 192 of an emitter follower buffer transistor Q16.
- Q16's collector 194 is tied to the positive supply voltage Vcc and its emitter 196 is connected to resistor R2.
- the resistance of R6 is set greater than the re- sistance of R7.
- a change in the common mode voltage changes the volt ⁇ ages at the bases of transistors Qll and Q14 by the same amount ⁇ v.
- the voltage across resistors R2 and R3 changes by 2 ⁇ v so that the common mode impedance seen at output terminals 164 and 166 is R/2.
- a change in the dif ⁇ ferential mode voltage drives the voltages at the bases of transistors Qll and Q12 in opposite directions by + ⁇ v and- ⁇ v, respectively.
- the voltage across the re ⁇ sistors R3 and R4 ideally does not change, and the differ- ential mode impedance is infinite.
- the differential mode impedance is limited by the ability to set the amplifiers' gain to exactly unity.
- FIG. 10 illus ⁇ trates a preferred embodiment of the variable delay 26 shown in FIG. 1.
- the variable delay 26 includes a differential amplifier 198 that has a pair of resistors R8 and R9 respectively connected between the amplifier's inverting input 200 and non-inverting output 202 and the amplifier's non-inverting input 204 and inverting output 206, and a differential amplifier 208 that has a pair of capacitors C5 .and C6 respectively connected between the amplifier's inverting input 210 and non-inverting output 212 and the amplifier's non-inverting input 214 and inverting output 216.
- the positive side of the integrated voltage signal x' (t) is driven into the amplifiers' non-inverting inputs 204 and 214, and the negative side of x(t) is applied to the amplifiers' inverting inputs 200 and 210.
- the amplifiers' outputs are driven into tunable Gm cells 216 and 218, respectively.
- the Gm cells' inverting outputs 220 and 222 are combined at a negative terminal 224 and driven into the negative side of the quantizer 22 shown in FIG. 1.
- the Gm cells' inverting outputs 226 and 228 are combined at a positive terminal 230.
- the tunable Gm cells' transconductances are varied from -G f to +G f to add a phase delay to x' (t) that is between -180° and +180° to stabilize the feedback loop. For example, if the transconductance of Gm cell 216 is set to zero and the transconductance of cell 218 is positive, the impedance of the variable delay is purely capacitive, and thus the phase delay is 90°. If the transconductance of Gm cell 216 is positive and the transconductance of cell 218 is set to zero, the impedance of the variable delay is purely resistive, and thus the phase delay is 0°.
- FIG. 11 illustrates an alternate tunable Gm cell 240 that has a limited transconductance range but which reduces non-idealities in the current divider.
- the Gm cell 240 in ⁇ cludes a tunable Gm cell 242 of the type shown in FIG. 6.
- the Gm cell 242 includes a fixed Gm cell 244 having transconductance G l, a current divider 246 and a recombi ⁇ nation circuit 248.
- the tunable Gm cell 242 responds to the application of a voltage signal v(t) at the fixed Gm cell's differential input 250 and a control voltage signal Vc at the current divider's input 252 to produce a variable transconductance ⁇ Gml at the recombination circuit's differential output 254.
- the Gm cell 240 includes another fixed Gm cell 256 having transconductance Gm2 and a buffer 258 that are connected in series between the voltage signal ' v(t) and the recombination circuit's differential output 254.
- the buffer 258 is suitably a cascode pair of npn transistors that match the delay and output impedance of the current divider 246.
- a buffer 259 (a cascoded pair of npn transistors) is used to increase the cell's output impedance.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97904768A EP0815651B1 (en) | 1996-01-17 | 1997-01-17 | A DELTA-SIGMA ($g(D)$g(S)) MODULATOR HAVING A DYNAMICALLY TUNABLE CONTINUOUS TIME Gm-C ARCHITECTURE |
JP9526141A JPH10505479A (en) | 1996-01-17 | 1997-01-17 | Delta-sigma (ΔΣ) modulator with dynamic tunable continuous-time Gm-C architecture |
DE69715527T DE69715527T2 (en) | 1996-01-17 | 1997-01-17 | DELTA-SIGMA MODULATOR WITH DYNAMICALLY TUNABLE TIME-CONTINUOUS GM-C STRUCTURE |
CA002212146A CA2212146C (en) | 1996-01-17 | 1997-01-17 | A delta-sigma modulator having dynamically tunable continuous time gm-c architecture |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/588,666 US5729230A (en) | 1996-01-17 | 1996-01-17 | Delta-Sigma Δ-Σ modulator having a dynamically tunable continuous time Gm-C architecture |
US588,666 | 1996-01-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997026708A1 true WO1997026708A1 (en) | 1997-07-24 |
Family
ID=24354794
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1997/000621 WO1997026708A1 (en) | 1996-01-17 | 1997-01-17 | A DELTA-SIGMA (ΔΣ) MODULATOR HAVING A DYNAMICALLY TUNABLE CONTINUOUS TIME Gm-C ARCHITECTURE |
Country Status (6)
Country | Link |
---|---|
US (1) | US5729230A (en) |
EP (1) | EP0815651B1 (en) |
JP (1) | JPH10505479A (en) |
CA (1) | CA2212146C (en) |
DE (1) | DE69715527T2 (en) |
WO (1) | WO1997026708A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2334638A (en) * | 1998-02-20 | 1999-08-25 | Hewlett Packard Co | Bandpass sigma-delta converter |
GB2378831A (en) * | 2001-08-17 | 2003-02-19 | Stephen Anthony Gerar Chandler | High accuracy radio frequency analogue to digital converter |
US7408494B2 (en) | 2005-12-23 | 2008-08-05 | National Semiconductor Germany Ag | Continuous-time delta-sigma analog digital converter |
EP1994640A1 (en) * | 2005-12-09 | 2008-11-26 | SiRiFIC Wireless Corporation | A wireless receiver circuit with merged adc and filter |
WO2009074470A1 (en) * | 2007-12-13 | 2009-06-18 | Ubidyne, Inc. | Automatic gain control for delta-sigma modulator |
WO2010046859A1 (en) | 2008-10-23 | 2010-04-29 | Nxp B.V. | Sigma-delta modulator |
WO2013149020A1 (en) * | 2012-03-28 | 2013-10-03 | Texas Instruments Incorporated | Low noise and low power arrangement for playing audio signals |
Families Citing this family (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5953379A (en) * | 1996-02-23 | 1999-09-14 | Harris Corporation | Current-controlled carrier tracking filter for improved spurious signal suppression |
US5994926A (en) * | 1996-04-29 | 1999-11-30 | Texas Instruments Incorporated | Circuit and method for programmably changing the transconductance of a transconductor circuit |
CA2213156A1 (en) * | 1997-08-15 | 1999-02-15 | Philsar Electronics Inc. | One bit digital quadrature vector modulator |
WO1999012264A2 (en) * | 1997-08-29 | 1999-03-11 | Koninklijke Philips Electronics N.V. | Sigma-delta modulator with improved gain accuracy |
US5982315A (en) * | 1997-09-12 | 1999-11-09 | Qualcomm Incorporated | Multi-loop Σ Δ analog to digital converter |
US6498926B1 (en) | 1997-12-09 | 2002-12-24 | Qualcomm Incorporated | Programmable linear receiver having a variable IIP3 point |
US6005506A (en) * | 1997-12-09 | 1999-12-21 | Qualcomm, Incorporated | Receiver with sigma-delta analog-to-digital converter for sampling a received signal |
US7210627B2 (en) * | 1998-07-22 | 2007-05-01 | Morley Jr Robert E | Method and apparatus for authenticating a magnetic fingerprint signal using an adaptive analog to digital converter |
US6184812B1 (en) * | 1998-12-14 | 2001-02-06 | Qualcomm Incorporated | Method and apparatus for eliminating clock jitter in continuous-time Delta-Sigma analog-to-digital converters |
US6097244A (en) * | 1998-12-17 | 2000-08-01 | Centillium Communications, Inc. | Highly-linear continuous-time filter for a 3-volt supply with PLL-controlled resistor and digitally-controlled capacitor |
JP2000275646A (en) | 1999-03-24 | 2000-10-06 | Nec Corp | Liquid crystal display device |
US6215430B1 (en) * | 1999-04-24 | 2001-04-10 | Motorola, Inc. | Method and apparatus for processing a digital signal for analog transmission |
US6363277B1 (en) | 1999-08-20 | 2002-03-26 | Cardiac Pacemakers, Inc. | Cardiac rhythm management system with differential sensing channel |
US6429797B1 (en) | 2001-07-05 | 2002-08-06 | International Business Machines Corporation | Decimation filter for a bandpass delta-sigma ADC |
US6876253B2 (en) * | 2001-09-28 | 2005-04-05 | Koninklijke Philips Electronics N.V. | Amplifier for alternating signals superimposed on a continuous signal and method for amplifying such signals |
US6768435B2 (en) * | 2001-11-13 | 2004-07-27 | National University Of Singapore | Bandpass sigma-delta modulator |
EP1324497B1 (en) * | 2001-12-27 | 2004-09-29 | STMicroelectronics S.r.l. | Method for self-calibrating a frequency of a modulator circuit, and circuit using said method |
US7924937B2 (en) | 2002-03-04 | 2011-04-12 | Stmicroelectronics N.V. | Resonant power converter for radio frequency transmission and method |
EP1488336A4 (en) * | 2002-03-04 | 2006-02-15 | St Microelectronics Nv | Coder apparatus for resonant power conversion and method |
ATE362262T1 (en) * | 2002-03-04 | 2007-06-15 | St Microelectronics Nv | RESONANCE CURRENT TRANSFORMER FOR HIGH FREQUENCY TRANSMISSION AND METHOD |
US6927434B2 (en) * | 2002-08-12 | 2005-08-09 | Micron Technology, Inc. | Providing current to compensate for spurious current while receiving signals through a line |
US7173980B2 (en) * | 2002-09-20 | 2007-02-06 | Ditrans Ip, Inc. | Complex-IF digital receiver |
US6697001B1 (en) * | 2002-12-19 | 2004-02-24 | Motorola, Inc. | Continuous-time sigma-delta modulator with discrete time common-mode feedback |
US6693572B1 (en) * | 2003-02-04 | 2004-02-17 | Motorola, Inc. | Digital tuning scheme for continuous-time sigma delta modulation |
GB0303028D0 (en) * | 2003-02-11 | 2003-03-12 | Rodborough Radio Technology | High frequency bandpass analogue to digital converters |
US6788229B1 (en) * | 2003-03-14 | 2004-09-07 | Intersil Americas Inc. | Margining pin interface circuit for clock adjustment of digital to analog converter |
US6693573B1 (en) * | 2003-03-19 | 2004-02-17 | Raytheon Company | Mixed technology MEMS/BiCMOS LC bandpass sigma-delta for direct RF sampling |
DE10331572B4 (en) * | 2003-07-11 | 2005-06-09 | Infineon Technologies Ag | Sigma-delta converter arrangement |
US7126509B2 (en) * | 2003-07-17 | 2006-10-24 | Massachusetts Institute Of Technology | Micropower logarithmic analog to digital conversion system and method with offset and temperature compensation |
WO2005029707A1 (en) * | 2003-09-22 | 2005-03-31 | Tc Electronic A/S | Self-oscillating a/d-converter |
US7135915B2 (en) * | 2004-01-13 | 2006-11-14 | Agere Systems Inc. | Tuning filters having transconductor cells |
US7034728B2 (en) * | 2004-08-11 | 2006-04-25 | Raytheon Company | Bandpass delta-sigma modulator with distributed feedforward paths |
US7193544B1 (en) * | 2004-09-08 | 2007-03-20 | Northrop Grumman Corporation | Parallel, adaptive delta sigma ADC |
US7307564B1 (en) * | 2004-10-25 | 2007-12-11 | Hrl Laboratories, Llc | Continuous-time delta-sigma modulators using distributed resonators |
DE102005006858A1 (en) | 2005-02-15 | 2006-09-07 | Siemens Audiologische Technik Gmbh | Hearing aid with an output amplifier comprising a sigma-delta modulator |
US7321325B2 (en) * | 2005-07-07 | 2008-01-22 | Realtek Semiconductor Corp. | Background calibration of continuous-time delta-sigma modulator |
US7262726B2 (en) * | 2005-08-09 | 2007-08-28 | Analog Devices, Inc. | Quadrature bandpass ΔΣ converter |
US7301392B2 (en) * | 2005-08-10 | 2007-11-27 | Northrop Grumman Corporation | Tunable resonator for use in active-RC continuous-time filters |
US7324028B2 (en) * | 2005-09-23 | 2008-01-29 | Realtek Semiconductor Corp. | Self-calibrating continuous-time delta-sigma modulator |
US7176820B1 (en) * | 2005-09-27 | 2007-02-13 | Nortel Networks Limited | Multiple input sigma-delta architecture |
US7277032B2 (en) * | 2005-10-21 | 2007-10-02 | Realtek Semiconductor Corp. | Low-pass filter based delta-sigma modulator |
DE102005057768B4 (en) * | 2005-12-02 | 2012-01-12 | Xignal Technologies Ag | Time-continuous delta-sigma analog-to-digital converter |
CN101322315B (en) * | 2005-12-05 | 2012-03-28 | Nxp股份有限公司 | Feedforward sigma-delta ad converter with an optimized built-in filter function |
DE102006004012B3 (en) * | 2006-01-27 | 2007-09-13 | Xignal Technologies Ag | Time-continuous delta-sigma analog-to-digital converter with operational amplifiers |
US7215270B1 (en) * | 2006-04-10 | 2007-05-08 | Intrinsix Corp. | Sigma-delta modulator having selectable OSR with optimal resonator coefficient |
US7446687B2 (en) * | 2006-10-27 | 2008-11-04 | Realtek Semiconductor Corp. | Method and apparatus to reduce internal circuit errors in a multi-bit delta-sigma modulator |
US8447991B2 (en) * | 2006-11-06 | 2013-05-21 | Magtek, Inc. | Card authentication system |
US7852247B2 (en) * | 2006-12-05 | 2010-12-14 | Texas Instruments Incorporated | Mixed-signal filter |
US7673799B2 (en) * | 2007-01-26 | 2010-03-09 | Magtek, Inc. | Card reader for use with web based transactions |
US7486214B1 (en) * | 2007-09-04 | 2009-02-03 | Infineon Technologies Ag | Tuning methods for loop-filters of continuous-time sigma-delta modulators |
TWI339498B (en) * | 2007-10-08 | 2011-03-21 | Realtek Semiconductor Corp | Switch circuit |
CN101414817B (en) * | 2007-10-18 | 2011-08-10 | 瑞昱半导体股份有限公司 | Switch circuit |
GB2463879A (en) * | 2008-09-25 | 2010-03-31 | Ubidyne Inc | Apparatus and method for the calibration of delta-sigma modulators of the continuous time, band pass, type. |
US8917198B2 (en) * | 2010-01-05 | 2014-12-23 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
US9419637B1 (en) | 2010-01-05 | 2016-08-16 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
US9130584B1 (en) | 2010-01-05 | 2015-09-08 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
US8212700B2 (en) * | 2009-07-09 | 2012-07-03 | Stellamar Llc | Delta-sigma-delta modulator |
US9654128B2 (en) | 2010-01-05 | 2017-05-16 | Syntropy Systems, Llc | Multi-mode sampling/quantization converters |
US8532238B2 (en) * | 2010-02-08 | 2013-09-10 | Electronics And Telecommunications Research Institute | Subsampling based receiver using frequency selective noise canceller |
US8284085B2 (en) | 2010-10-06 | 2012-10-09 | Texas Instruments Incorporated | Pipelined continuous-time sigma delta modulator |
US8253611B2 (en) | 2010-10-06 | 2012-08-28 | Texas Instruments Incorporated | Method for calibrating a pipelined continuous-time sigma delta modulator |
US8410962B2 (en) * | 2011-01-19 | 2013-04-02 | Analog Devices, Inc. | Active RC resonators with enhanced Q factor |
US8519873B2 (en) | 2011-09-09 | 2013-08-27 | Texas Instruments Incorporated | Correcting for non-linearities in a continuous-time sigma-delta modulator |
US8514117B2 (en) | 2011-09-09 | 2013-08-20 | Texas Instruments Incorporated | Excess loop delay compensation for a continuous time sigma delta modulator |
US8599055B1 (en) * | 2012-07-24 | 2013-12-03 | Kathrein-Werke Kg | Digital-to-analog converter |
CN102801424B (en) * | 2012-09-03 | 2015-06-24 | 中国科学院微电子研究所 | Sigma-Delta modulator and analog/digital converter |
FR2996387B1 (en) * | 2012-09-28 | 2015-08-07 | Univ Pierre Et Marie Curie Paris 6 | CAPACITIVE COUPLING SIGMA DELTA RF MODULATOR, ANALOGUE-DIGITAL CONVERTER AND APPARATUS COMPRISING SUCH A MODULATOR |
US10175271B2 (en) * | 2012-12-31 | 2019-01-08 | Silicon Laboratories Inc. | Apparatus for differencing comparator and associated methods |
CN106416081B (en) * | 2014-06-20 | 2018-05-15 | Hrl实验室有限责任公司 | Interleaved modulator |
US9106255B1 (en) * | 2014-08-20 | 2015-08-11 | Maxim Integrated Products, Inc. | Digital technique for excess loop delay compensation in a continuous-time delta sigma modulator |
US10181840B1 (en) * | 2014-08-21 | 2019-01-15 | National Technology & Engineering Solutions Of Sandia, Llc | Gm-C filter and multi-phase clock circuit |
US9590590B2 (en) * | 2014-11-10 | 2017-03-07 | Analog Devices Global | Delta-sigma modulator having transconductor network for dynamically tuning loop filter coefficients |
US9621175B2 (en) | 2015-02-11 | 2017-04-11 | Syntropy Systems, Llc | Sampling/quantization converters |
US10148253B2 (en) | 2015-05-11 | 2018-12-04 | The Trustees Of Columbia University In The City Of New York | Circuits for switched capacitor receiver front-ends |
EP3171514A1 (en) * | 2015-11-19 | 2017-05-24 | Nxp B.V. | Differential summing node |
US9559719B1 (en) * | 2015-12-21 | 2017-01-31 | Intel IP Corporation | Single amplifer bi-quad sigma-delta modulator |
US9917594B1 (en) * | 2016-09-06 | 2018-03-13 | Texas Instruments Incorporated | Inbuilt threshold comparator |
DE102018219333B3 (en) * | 2018-11-13 | 2020-03-26 | Albert-Ludwigs-Universität Freiburg | METHOD FOR AUTOMATIC FREQUENCY ADJUSTMENT OF A FILTER IN A CLOSED CONTROL LOOP |
US11881969B2 (en) * | 2022-04-22 | 2024-01-23 | Samsung Display Co., Ltd. | Real-time DC-balance aware AFE offset cancellation |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60237380A (en) * | 1984-05-11 | 1985-11-26 | Nissan Motor Co Ltd | Phase tracking apparatus for loran c signal |
FR2583938A1 (en) * | 1985-06-21 | 1986-12-26 | Labo Electronique Physique | DIGITAL QUADRATURE FILTER AND DIGITAL SIGNAL DEMODULATOR FREQUENCY MODULE COMPRISING SUCH A FILTER |
US4857928A (en) * | 1988-01-28 | 1989-08-15 | Motorola, Inc. | Method and arrangement for a sigma delta converter for bandpass signals |
US5055843A (en) * | 1990-01-31 | 1991-10-08 | Analog Devices, Inc. | Sigma delta modulator with distributed prefiltering and feedback |
US5182477A (en) * | 1990-03-22 | 1993-01-26 | Silicon Systems, Inc. | Bipolar tunable transconductance element |
US5157350A (en) * | 1991-10-31 | 1992-10-20 | Harvey Rubens | Analog multipliers |
US5371475A (en) * | 1993-06-03 | 1994-12-06 | Northern Telecom Limited | Low noise oscillators and tracking filters |
US5392042A (en) * | 1993-08-05 | 1995-02-21 | Martin Marietta Corporation | Sigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus therefor |
US5491477A (en) * | 1993-09-13 | 1996-02-13 | Apple Computer, Inc. | Anti-rotation mechanism for direct manipulation position input controller for computer |
US5500645A (en) * | 1994-03-14 | 1996-03-19 | General Electric Company | Analog-to-digital converters using multistage bandpass delta sigma modulators with arbitrary center frequency |
-
1996
- 1996-01-17 US US08/588,666 patent/US5729230A/en not_active Expired - Lifetime
-
1997
- 1997-01-17 CA CA002212146A patent/CA2212146C/en not_active Expired - Fee Related
- 1997-01-17 JP JP9526141A patent/JPH10505479A/en active Pending
- 1997-01-17 WO PCT/US1997/000621 patent/WO1997026708A1/en active IP Right Grant
- 1997-01-17 EP EP97904768A patent/EP0815651B1/en not_active Expired - Lifetime
- 1997-01-17 DE DE69715527T patent/DE69715527T2/en not_active Expired - Fee Related
Non-Patent Citations (3)
Title |
---|
DE HEIJ W J A ET AL: "TRANSCONDUCTOR AND INTEGRATOR CIRCUITS FOR INTEGRATED BIPOLAR VIDEO FREQUENCY FILTERS TRANSCONDUCTOR AND INTEGRATOR CIRCUITS FOR INTEGRATED BIPOLAR VIDEO FREQUENCY FILTERS", PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, PORTLAND, MAY 8 - 11, 1989, vol. 1 OF 3, 8 May 1989 (1989-05-08), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 114 - 117, XP000131576 * |
SHOAEI O ET AL: "OPTIMAL (BANDPASS) CONTINUOUS-TIME SIGMA-DELTA MODULATOR", INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. (ISCAS), LINEAR CIRCUITS AND SYSTEMS (LCS), ANALOG SIGNAL PROCESSING (ASP) LONDON, MAY 30 - JUNE 2, 1994, vol. 5, 30 May 1994 (1994-05-30), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 489 - 492, XP000592889 * |
YANG S ET AL: "A TUNABLE BANDPASS SIGMA-DELTA A/D CONVERSION FOR MOBILE COMMUNICATION RECEIVER", PROCEEDINGS OF THE VEHICULAR TECHNOLOGY CONFERENCE, STOCKHOLM, JUNE 8 - 10, 1994, vol. 2, 8 June 1994 (1994-06-08), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 1346 - 1350, XP000497639 * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2334638A (en) * | 1998-02-20 | 1999-08-25 | Hewlett Packard Co | Bandpass sigma-delta converter |
GB2378831A (en) * | 2001-08-17 | 2003-02-19 | Stephen Anthony Gerar Chandler | High accuracy radio frequency analogue to digital converter |
EP1994640A1 (en) * | 2005-12-09 | 2008-11-26 | SiRiFIC Wireless Corporation | A wireless receiver circuit with merged adc and filter |
EP1994640B1 (en) * | 2005-12-09 | 2013-03-13 | Icera Canada ULC | A wireless receiver circuit with merged adc and filter |
US7408494B2 (en) | 2005-12-23 | 2008-08-05 | National Semiconductor Germany Ag | Continuous-time delta-sigma analog digital converter |
DE102005061856B4 (en) * | 2005-12-23 | 2010-04-08 | Xignal Technologies Ag | Time-continuous delta-sigma analog-to-digital converter |
WO2009074470A1 (en) * | 2007-12-13 | 2009-06-18 | Ubidyne, Inc. | Automatic gain control for delta-sigma modulator |
WO2010046859A1 (en) | 2008-10-23 | 2010-04-29 | Nxp B.V. | Sigma-delta modulator |
US8427350B2 (en) | 2008-10-23 | 2013-04-23 | Nxp B.V. | Sigma-delta modulator |
WO2013149020A1 (en) * | 2012-03-28 | 2013-10-03 | Texas Instruments Incorporated | Low noise and low power arrangement for playing audio signals |
Also Published As
Publication number | Publication date |
---|---|
US5729230A (en) | 1998-03-17 |
CA2212146A1 (en) | 1997-07-24 |
DE69715527D1 (en) | 2002-10-24 |
EP0815651A1 (en) | 1998-01-07 |
CA2212146C (en) | 2002-05-07 |
EP0815651B1 (en) | 2002-09-18 |
DE69715527T2 (en) | 2003-02-13 |
JPH10505479A (en) | 1998-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5729230A (en) | Delta-Sigma Δ-Σ modulator having a dynamically tunable continuous time Gm-C architecture | |
CA2212492C (en) | Npn bipolar circuit topology for a tunable transconductance cell and positive current source | |
Longo et al. | A 15 b 30 kHz bandpass sigma-delta modulator | |
Sanchez-Sinencio et al. | CMOS transconductance amplifiers, architectures and active filters: a tutorial | |
US6121910A (en) | Frequency translating sigma-delta modulator | |
US5917440A (en) | Implementing transmission zeroes in narrowband sigma-delta A/D converters | |
Shoaei et al. | Design and implementation of a tunable 40 MHz-70 MHz Gm-C bandpass/spl Delta//spl Sigma/modulator | |
EP0454407B1 (en) | Multi-stage sigma-delta analog-to-digital converter | |
Chae et al. | A 12 mW low power continuous-time bandpass ΔΣ modulator with 58 dB SNDR and 24 MHz bandwidth at 200 MHz IF | |
US6111531A (en) | Parallel architecture for a bandpass sigma-delta modulator | |
EP1604458B1 (en) | Mixed technology mems/bicmos lc bandpass sigma-delta for direct rf sampling | |
EP2119005B1 (en) | Apparatus comprising frequency selective circuit and method | |
JP2002519926A (en) | Receiver with integrated mixer and sigma-delta A / D converter | |
Troster et al. | An interpolative bandpass converter on a 1.2-mu m BiCMOS analog/digital array | |
KR20190043527A (en) | Sigma-delta modulator | |
US5103228A (en) | Sigma-delta modulator | |
US6943715B2 (en) | Bandpass sigma-delta analog-to-digital converter and mash-sigma-delta converter incorporating same | |
JP3367800B2 (en) | Selection device, A / D converter and D / A converter using the same | |
GB2266018A (en) | Sigma-delta data converter | |
US5189321A (en) | Companding current-mode transconductor-c integrator | |
Prommee et al. | Single-input multiple-output tunable log-domain current-mode universal filter | |
WO2002071621A2 (en) | Hybrid low-pass sigma-delta modulator | |
da Fonte Dias | Complex-signal sigma-delta modulators for quadrature bandpass A/D conversion | |
Wyszynski et al. | 60 MHz common-mode self-tuned continuous-time filter for mass-storage applications | |
CN115664423A (en) | Sigma-delta modulator and analog signal processing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
ENP | Entry into the national phase |
Ref document number: 2212146 Country of ref document: CA Ref country code: CA Ref document number: 2212146 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1997904768 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1997904768 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1997904768 Country of ref document: EP |