WO1998024231A1 - Opsistor image processor - Google Patents
Opsistor image processor Download PDFInfo
- Publication number
- WO1998024231A1 WO1998024231A1 PCT/US1997/022225 US9722225W WO9824231A1 WO 1998024231 A1 WO1998024231 A1 WO 1998024231A1 US 9722225 W US9722225 W US 9722225W WO 9824231 A1 WO9824231 A1 WO 9824231A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- detector
- image
- capture
- anode
- cathode
- Prior art date
Links
- 238000012545 processing Methods 0.000 claims abstract description 92
- 230000008859 change Effects 0.000 claims abstract description 50
- 238000003384 imaging method Methods 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims description 61
- 238000000034 method Methods 0.000 claims description 34
- 239000004020 conductor Substances 0.000 claims description 32
- 229910052710 silicon Inorganic materials 0.000 claims description 27
- 239000010703 silicon Substances 0.000 claims description 27
- 229910052751 metal Inorganic materials 0.000 claims description 20
- 239000002184 metal Substances 0.000 claims description 20
- 230000003287 optical effect Effects 0.000 claims description 19
- 238000002955 isolation Methods 0.000 claims description 9
- 238000003860 storage Methods 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 7
- 230000008878 coupling Effects 0.000 claims description 6
- 238000010168 coupling process Methods 0.000 claims description 6
- 238000005859 coupling reaction Methods 0.000 claims description 6
- 229910052738 indium Inorganic materials 0.000 claims description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 5
- 238000001228 spectrum Methods 0.000 claims description 4
- 238000010200 validation analysis Methods 0.000 claims description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 2
- 238000007906 compression Methods 0.000 abstract description 29
- 230000006835 compression Effects 0.000 abstract description 29
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 23
- 230000008901 benefit Effects 0.000 description 15
- 238000005286 illumination Methods 0.000 description 14
- 238000006243 chemical reaction Methods 0.000 description 10
- 238000003491 array Methods 0.000 description 9
- 238000005516 engineering process Methods 0.000 description 9
- 230000006870 function Effects 0.000 description 9
- 230000008569 process Effects 0.000 description 9
- 230000004044 response Effects 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 239000003086 colorant Substances 0.000 description 4
- 238000012805 post-processing Methods 0.000 description 4
- 238000012360 testing method Methods 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 238000005275 alloying Methods 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000009432 framing Methods 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 230000005693 optoelectronics Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000001444 catalytic combustion detection Methods 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000009699 differential effect Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 230000001815 facial effect Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 230000008447 perception Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000004256 retinal image Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000004936 stimulating effect Effects 0.000 description 1
- 210000003813 thumb Anatomy 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/03—Arrangements for fault recovery
- H04B10/032—Arrangements for fault recovery using working and protection systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
- H04N25/46—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by combining or binning pixels
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
- H04N25/772—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components comprising A/D, V/T, V/F, I/T or I/F converters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/14—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices
- H04N3/15—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation
- H04N3/1506—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation with addressing of the image-sensor elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/14—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices
- H04N3/15—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation
- H04N3/1506—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation with addressing of the image-sensor elements
- H04N3/1512—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation with addressing of the image-sensor elements for MOS image-sensors, e.g. MOS-CCD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/14—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices
- H04N3/15—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by means of electrically scanned solid-state devices for picture signal generation
- H04N3/155—Control of the image-sensor operation, e.g. image processing within the image-sensor
Definitions
- This invention relates to an image processor system. More particularly, the invention relates to an image processor which incorporates optical switching utilizing opsistor technology to capture and compress digital images.
- Digitization of images involves segmenting an image into discrete elements.
- the light levels corresponding to each of the discrete elements (pixels) of an image are sensed by a charge coupled device (CCD) producing a numerical value.
- CCD charge coupled device
- An image may thus be stored as an array of elements which each have a digital value of the light level for that particular element in the image.
- Detailed images may be captured and stored by imaging arrays with relatively large numbers of pixels. Additionally, the greater the differential in light levels per pixel, the wider and more detailed the range of colors or grays that may be captured. With a sufficiently high number of pixels and a sufficient level of colors, digital images become indistinguishable from their analog film counterparts.
- image compression is a critical aspect of digital video, capture, storage and transmission. Compression reduces the amount of processing and memory necessary for digital video, which subsequently reduces the information bandwidth required to transmit such digital video signals.
- Image compression relies on the fact that many pixel elements within a given image have identical numerical values and do not have to be stored separately. In digital video, compression also relies on the fact that the image in a given frame does not change significantly from images in previous frames. To maximize compression effectiveness, only differences between frames are stored whenever possible.
- a new hardware component, that enables substantially faster image capture and processing is the opsistor, which possesses significant advantages for imaging applications compared to a single photodiode in the unbiased or photovoltaic mode.
- imaging pixels using a photovoltaic principle were typically based on single photodiode, phototransistor, photodarlington, and the like. These are photosensitive devices with “on”, “off” and linear response states.
- the inherent speed of such devices was limited by the rate at which they could switch their currents "on” and “off, " the limiting factor often being the passive return-to- ground period.
- the photocurrents had to be at a sufficient amplitude to stand out above background noise.
- a simple and efficient image compression system which operates without losing image quality.
- a simple and efficient image processing circuit which may be integrated with a compression circuit by outputting only differences between frames.
- an image processing circuit which allows more rapid location of different pixels between frames.
- the present invention is embodied in an image processing system for capturing and compressing a series of images from an image source.
- the system includes an image array having at least one pixel element.
- Each pixel element has a capture photo detector having an anode and a cathode.
- Each pixel element also has a reference photo detector having an anode and a cathode.
- the anode of the reference detector is electrically coupled to the cathode of the capture optical detector.
- the cathode of the reference detector is electrically coupled to the anode of the capture detector.
- a light emitter array having at least one light emitter corresponding to each pixel element is provided. The light emitter emits light on the reference detector.
- a processing circuit is electrically coupled to each pixel element and each light emitter. The processing circuit projects a reference image from the light emitter on the reference detector and compares the reference image with the image sensed by the capture detector.
- the invention is further embodied in a method of capturing and compressing a digital image from an image area using an array of optical pixel elements producing a capture voltage level indicative of a captured image.
- the capture voltage signal of each pixel element is compared with a reference voltage signal from the light level of a reference image.
- the difference value between the capture voltage signal and the reference voltage signal is then determined.
- the pixel elements where no change has occurred between the reference image and the captured image are then determined. Finally, the difference values associated with the pixel elements are stored.
- Figure 1 is a schematic diagram of the basic opsistor according to the first preferred embodiment of the present invention
- Figure 2 is a schematic diagram of the OPS-F according to the second preferred embodiment of the present invention
- Figure 3 is a plan view of the OPS-F constructed as a monolithic integrated circuit according to the second preferred embodiment of the present invention.
- Figure 4 is a three-dimensional section view of the OPS-F constructed as a monolithic integrated circuit according to the second preferred embodiment of the present invention taken along the plane of line IV-IV of
- FIG. 3 Figure 5 is a block diagram of an image processing system according to the present invention
- Figure 6 is a cross section of an array detector substrate and processing circuity according to a first embodiment of the present invention
- Figure 7 is a circuit diagram of the array detector and processor according to the present invention
- Figure 8 is a cross section of an image capture array substrate according to an alternate embodiment of the present invention.
- the voltage phase developed by the opsistor (10) is measured from the first output terminal (20) and the second output terminal (22) .
- a first transmitter signal light source (24) to the first photodiode (12) is represented by the arrows (24) .
- a second transmitter signal light source (26) to the second photodiode (14) is represented by the arrows (26) .
- the voltage-phase developed at the output terminals (20,22) is determined by which of the two photodiodes (12,14) produces a higher voltage which is dependent on the relative intensity of illumination they receive from the transmitter signal light sources (24,26).
- the voltage phase measured from the first output terminal (20) will be negative and the voltage-phase from the second output terminal (22) will be positive.
- the voltage from the second photodiode (14) is greater than the voltage from the first photodiode (12)
- the voltage-phase measured from the first output terminal (20) will be positive and the voltage-phase measured from the second output terminal (22) will be negative.
- the voltage-phase from the output terminals (20,22) is controlled by relative intensity of illumination of the two photodiodes, i.e. changes in the relative illumination from transmitter signal light sources (24,26) to the two photodiodes (12,14).
- OPS-F bandwidth-filtered opsistor
- the OPS-F (30) comprises two PIN photodiodes (32,34), the first photodiode (32) filtered with the first bandwidth-portion filter (33) , and the second photodiode (34) filter with the second bandwidth-portion filter (35), electrically connected in an inverse parallel manner such that the anode of the first photodiode (32) is electrically connected to the cathode of the second photodiode (34) via a first common conductor (36) , and the cathode of the first photodiode (32) is connected to the anode of the second photodiode
- the first bandwidth-portion filter (33) passes a different bandwidth of transmitter signal light than the second wavelength-portion filter (35) .
- the voltage-phase developed by the OPS-F (30) is measured from the first output terminal (40) and the second output terminal (42) ,
- the first bandwidth-portion signal light source (“WPSLS- 1") (44) to the first photodiode (32) is represented by the arrows (44).
- the second bandwidth-portion signal light source (“WPSLS-2") (46) to the second photodiode (34) is represented by the arrows (46) . Because each wavelength-portion filtered photodiode (32, 34) responds only to its own specific bandwidth of light, WPSLS-1 (44) for photodiode (32) and WPSLS-2 (46) for photodiode (34) can be provided from a distant location without crosstalk interference.
- the term "light” is not restricted to visible light, but also include wavelengths from the far ultraviolet to the far infrared.
- the voltage-phase developed at the output terminals (40,42) is determined by which of the two photodiodes (32,34) produces a higher voltage which in turn is dependent on the relative illumination they receive from the transmitter signal light sources, WPSLS- 1 (44) and WPSLS-2 (46) .
- WPSLS- 1 transmitter signal light sources
- WPSLS-2 WPSLS-2
- the second photodiode (34) receives a greater illumination from WPSLS-2 (46) and thus produces a higher voltage than the first photodiode (32) receiving illumination from WPSLS-1 (44), then the voltage-phase measured from the first output terminal (40) will be positive and the voltage-phase measured from the second output terminal (42) will be negative.
- the voltage-phase from the output terminals (40,42) is controlled by relative illumination and changes in the relative illumination of WPSLS-1 (44) and WPSLS-2(46) to the two photodiodes (32,34).
- the OPS-F device (30) is constructed as a monolithic integrated circuit.
- the OPS-F (30) consists of two PIN photodiodes (32,34), the first photodiode (32) filtered with the first bandwidth-portion filter (33) , and the second photodiode (34) filter with the second bandwidth-portion filter (35) , electrically connected in an inverse parallel manner such that the cathode (32c) of the first photodiode (32) is electrically connected to the anode (34a) of the second photodiode (34) via a first common conductor (36), and the anode (32a) of the first photodiode (32) is connected to the cathode (34c) of the second photodiode (34) via a second common conductor (38) .
- the first bandwidth-portion filter (33) passes a different bandwidth of stimulating light than the second bandwidth-portion filter (35) .
- the voltage-phase developed by the OPS-F (30) is measured from the first common conductor (36) and the second common conductor (38) which are also the output terminals.
- the voltage- phase developed at the common conductors (36,38) is determined by which of the two photodiodes (32,34) produces a higher voltage which is dependent on the relative illumination which they receive from their respective signal light sources. For example if the illumination of the entire
- OPS-F (30) contains a greater proportion of bandwidths that can stimulate the first photodiode (32) than can stimulate the second photodiode (34) , then a higher voltage will be developed by the first photodiode (32) than the second photodiode (34), and the voltage-phase measured from the first common conductor (36) will be negative and the voltage-phase measured from the second common conductor (38) will be positive.
- the illumination to the entire OPS-F (30) contains a greater proportion of bandwidths that can stimulate the second photodiode (34) than can stimulate the first photodiode (32) , then a higher voltage will be developed by the second photodiode (34) than the first photodiode (32), and the voltage-phase measured from the first common conductor (36) will be positive and the voltage-phase measured from the second common conductor (38) will be negative.
- the P+ surface (40) of the first photodiode (32) has its anode (32a) deposited around the entire edge of the P+ region (40) , and the cathode (32c) of the first photodiode (32) is deposited completely over a large area of the N+ region (52) under the cathode (32c) .
- the P+ surface (42) of the second photodiode (34) has its anode (34a) deposited around the entire edge of its P+ region (42) , and the cathode (34c) of the second photodiode (34) is deposited completely over a large area of the N+ region (62) under the cathode (34c) .
- the starting P-type silicon substrate (44) is shown surrounding the two photodiodes (32, 34) .
- the starting monolithic silicon substrate (44) for the illustrated preferred embodiment of the OPS-F device (30) of the present invention is undoped silicon (44)
- P-type or N-type silicon may also be use as a starting monolithic silicon substrate by altering the fabrication of the OPS-F' s photodiodes .
- the construction of the OPS-F (30) follows standard semiconductor fabrication processes. PIN photodiodes (32,34) each with a distinct intrinsic layer (50,58) are used in this embodiment because of their wider depletion region and higher switching speeds.
- a first heavily doped N-region (54) and a second heavily doped N-region (60) are fabricated in close proximity to each other in the starting undoped substrate (44).
- a first N+ region (52), and a second N+ region (62) are then fabricated in the first N-region
- a first heavily doped P-region (48) and a second heavily doped P- region (56) are then fabricated in the first N-region (54) and second N-region (60) respectively.
- a first intrinsic layer (50) then forms at the junction of the P- region (48) and the N-region (54) .
- a second intrinsic layer (58) then forms at the junction of the P-region (56) and the N-region (60) .
- a first P+ region (40) is then fabricated in the first P-region (48)
- a second P+-region (42) is then fabricated in the second P-region
- a first metallic anode (32a) is deposited on the first P+ region (40) on its perimeter to permit a large area of electrical contact and a .second metallic anode (34a) is deposited on the second P+ region (42) on its perimeter to permit a large area of electrical contact.
- a first metallic cathode (32c) is deposited on the entirety of the first N+ region (52) to permit a large area of electrical contact.
- a second metallic cathode (34c) is deposited on the entirety of the second N+ region (62) to permit a large area of electrical contact.
- the first wavelength-portion filter (33) which in the preferred embodiment is a multilayer dielectric layer, is deposited on the first photodiode (32) .
- the second wavelength-portion filter (35) which in the preferred embodiment is a multilayer dielectric filter, is deposited on the second photodiode (34) .
- Filter layers (33,35) each pass a different bandwidth of light within the spectrum from 450 nm to 1150 nm, the spectral response of silicon photodiodes.
- the first filter layer (33) has a bandwidth pass from 600 nm to 850 nm
- the second filter layer (35) has a bandwidth pass from 850 nm to 1100 nm.
- a silicon dioxide insulating layer (70) is fabricated on the areas of the OPS-F (30) not covered by the filter layers (33,35). Openings are etched in filter layers (33,35) to exposed the anodes (32a, 34a) and the cathodes (32c, 34c)percussion.
- a first common conductor (36) is then deposited to connect the first cathode (32c) to the second anode (34a), and a second common conductor (38) is deposited to connect the first anode (32a) to the second cathode (34c).
- the common conductors (36,38) also serve as the output terminals (42,40) illustrated in Fig. 2.
- the present invention incorporates the opsistor matched sensor in a solid state image processing system
- the system 100 has a digital video camera 102 for capturing and processing high speed video images.
- the camera 102 has a lens 104 which focuses and captures light from an image source such as image 106 in a conventional manner.
- the lens 104 allows the image 106 to be transmitted to a solid state image array detector 110.
- the array detector 110 has a front focal plane 112 and a rear focal plane 114.
- the front and rear focal planes 112 and 114 of the image array detector 110 comprise a grid of pixel elements which serve to capture the light levels from discrete points of image 106. In the preferred embodiment there are 480 x 640 pixels in the array detector 110. Of course other array sizes may be used.
- the individual pixel elements are opsistor detector circuits whose operation will be explained below.
- the array detector 110 captures the image 106 on the front focal plane 112.
- the array detector 110 is coupled to the input of a processing circuit 116 which processes and compresses the raw image data from the array detector 110.
- the processing circuit 116 also projects a stored reference image on the rear focal plane 114 of the array detector 110 and compares the reference image with the image on the front focal plane 112 as will be explained below.
- the output of the processing circuit 116 is coupled to an analog to digital converter 118.
- the analog to digital converter 118 is a standard circuit and may include conversion circuits for each pixel in the array detector 110 or may be used in a multi-plexing arrangement with the appropriate circuits. In this embodiment, the analog to digital converter 118 produces a single bit digital output (black and white) for each pixel.
- the analog to digital converter 118 and the processing circuit 116 are coupled to a processor 120 via a data bus 122.
- the output from the camera 102 is a digitally compressed file which is transmitted and stored frame by frame by the processor 120.
- the processor 120 may be an appropriate conventional microprocessor with sufficient capacity to run compression routines.
- the processor 120 takes the image data from the analog to digital converter 118 and the processing circuit 116 and runs compression routines or algorithms for capture, storage or playback of the images.
- the processor 120 is coupled to temporary memory, such as RAM 124, which stores temporary image data and the compression routines or algorithm data.
- a permanent memory 126 which may be
- ROM read only memory
- EPROM programmable read-only memory
- EEPROM electrically erasable read-only memory
- a large permanent storage device such as a hard drive 128, is coupled to the processor 120 for storage of the compressed video image data.
- the image data may also be sent to an output port 130 which may be any communication bus such as a bidirectional parallel port.
- the output port 130 may also be used for output of the image as a real time digital video feed.
- the image may also be displayed on a monitor 132 which may be a CRT or LCD screen.
- the camera 102 in the preferred embodiment is a black and white camera.
- the principles of the present invention may be employed in a grayscale or color camera.
- a grayscale camera the light levels detected by each element of the detector array 110 are converted to a scaled digital value by the analog to digital converter 118. For example, an 8 bit analog to digital converter will yield 256 gray levels.
- three detector arrays are used similar to a three charge coupled display (CCD) analog camera.
- the color camera has a red, green and blue waveband filter for three different focal array detectors, each similar to the array detector 110.
- Each focal array detector contributes a color value for an individual pixel to produce a composite image.
- each pixel element of the composite image has a red, green and blue value.
- RGB opsistor patterns can be used similar to single chip color CCDs . Three opsistor pixels are clustered together to form an
- RGB tri-pixel similar to those of a standard color camera. These pixels are each filtered to respond to the three primary color wavebands of red, green and blue.
- the final video output signal is essentially three separate opsistor single color outputs. This is similar to the RGB video output of a standard video camera.
- CMKY complementary metal-oxide-semiconductor
- IR infra red
- UV ultra violet
- Figure 6 shows the cross section of some of the pixel elements of the imaging array detector 110 and an ASIC 200 which includes the processing circuit 116 and the analog to digital converter 118 from Figure 5.
- the imaging array detector 110 is formed from a silicon N-type substrate 150 which is processed on both sides to produce arrays of light sensitive opsistor PiN detectors 151 (pixel elements) .
- front capture photo detector 152 has a front capture photo detector such as a front capture photo diode 152 and a reference photo detector such as rear reference photo diode 154.
- front capture diode 152 is only one of numerous diodes located in the front focal plane 112 of the array detector 110.
- rear reference diode 154 is one of numerous diodes located in focal plane 114 of the array detector 110.
- the detector arrays on substrate 150 are fabricated from a 20 micron thin silicon membrane. Substrate thickness must be matched to the light wavelength because different colors will penetrate into the silicon to different depths. The orientation of the silicon (1-0-0 vs. 1-1-1) is important because the opsistor imager must possess near equal photonic response from either side.
- the array detector being referenced is fabricated from 30 ohm-cm, 1-0-0 float zone, N-type silicon. However, it is to be understood other thicknesses and orientations and substrate materials may also be used depending on the desired application.
- Each detector unit 151 (pixel element) in the array detector 110 consists of adjacent front capture and rear reference PiN photodetectors such as diodes 152 and
- the front capture diode 152 has a light sensitive region which includes a P doped layer 158 which forms an intrinsic region 160.
- N+ layer 164 (cathode) is formed on the other side of substrate
- the N+ layer 164 (cathode) is in contact with a metal layer 166 which is preferably aluminum and both serve as the cathode of the front capture diode 152.
- the rear focal plane 114 is identical in construction to the front focal plane 112 except for the placement of pixel electrodes.
- the rear reference diode 154 has a P doped layer 168 which forms an intrinsic region 170.
- a light sensitive region includes a P+ doped layer 172 which is located on the P doped layer 168.
- the rear reference diode 154 receives light from a reference image which will be explained below.
- An N+ layer 174 is formed on the side of substrate 150 opposite from the P doped layer 168.
- the N+ layer 174 is in contact with a metal layer 176 and both serve as the cathode of the rear reference diode 154.
- An electrical connection layer 178 is formed on the front capture diode 152 and is in contact with P+ layer 162. P+ layer 162 and electrical connection layer 178 together are the anode of the front capture diode
- connection layer 178 is a preferably a patterned aluminum mask which is open around the pixel areas such as the P+ layer 162.
- connection layer 178 may be other conductor material or a transparent conductor such as indium-tin oxide similar to that used with conventional liquid crystal displays
- LCDs liquid crystals
- the advantage of a transparent conductor is the ability to form layer 178 directly over the front capture diode 152.
- the electrical connection layer 178 also provides an electrical connection between the anode of the front capture diode 152 and the cathode of the rear capture diode 154.
- an electrical connection layer 180 provides an electrical connection between the anode of the rear reference diode 154 and the cathode of the front capture diode 152.
- the electrical connection layer 180 is composed of separate interconnections on the rear focal plane 114 for each detector 151 such as front and rear diodes 152 and 154.
- the connection layer 178 is a common interconnection on the front focal plane 112 for all detectors 151 such as front and rear diode 152 and 154.
- isolation channel stops 182 formed through the substrate 150.
- the channel stops 182 are created by P+ doping. Since the P+ channel stop 182 reaches completely through the substrate 150, the P+ channel stop 182 prevents electrical crosstalk (leakage) between pixel elements thereby increasing picture contrast.
- the channel stops 182 are capped by two oxide layers 184 and 186 which isolate the metal and conducting layers 176 and 178 and 166 and 180 from the substrate
- the array detector 110 is mounted on the ASIC
- the bumps 188 are fabricated from indium in the preferred embodiment but reflow solder contacts, aluminum alloying contacts, and the like may also be used.
- the bumps 188 are overlaid onto the metal layer 166 to create contact with the N+ doped layer 164 of the front capture diode 152 and the P+ doped layer 172 of the rear reference diode 154.
- Each bump 188 conducts the difference voltage signal provided from each detector 151 to the ASIC 200 for further processing as will be explained below.
- the support ASIC 200 is fabricated in a normal manner.
- the ASIC 200 has processing circuit elements 202 located directly behind the rear focal plane 114.
- the circuit elements 202 contain scanning, summing and digital compression circuits required to perform real time image processing on-chip.
- Ample silicon area for electronics is available on surrounding the ASIC 200.
- a pixel element such as detector 151 may have an area of 30um by 30um. This equates to 1,800 square microns (30 um x 30um x 2 sides) of available silicon area at the ASIC 200 to interface with each detector 151. With sub-micron design rules, the required processing electronics for each pixel element can be easily fabricated within this limited area on the ASIC 200.
- the array detector 110 and the ASIC 200 will range between 20 to
- the ASIC 200 has a light emitter array comprised of photo or light emitters such as an emitter 204 which is a LED in the preferred embodiment. Each emitter such as emitter 204 is in close proximity to a corresponding rear reference diode such as the rear reference diode 154. Planar emitter technology can produce micro-sized emitters arranged in a monochromatic or color format.
- a metal pattern mask 190 is formed on the ASIC 200 near the rear reference diode 154.
- the bumps 188 and the metal pattern mask 190 provide very high aperturing to confine light emissions from the emitter 204 to the corresponding rear reference diode 154 and provide optical isolation between didoes 152 and 154 and also between adjacent detectors 151. High optical isolation is important for achieving between 512 or more levels of gray scale or color and to prevent cross talk from neighboring pixel elements.
- the opsistor detectors With the opsistor detectors (pixel elements) , one photodiode serves as a dynamic load for the other photodiode at all times. With the two photodiodes in an inverse parallel configuration, the average impedance during imaging is half of that compared to a single photodiode and thus RF noise resistance is improved and higher image quality can be realized especially in low light.
- the dynamic impedance of the opsistor detectors (pixel elements) also translates into higher photo response speeds. For a 1 bit black/white video (used in 2-D shadow comparators), the opsistor detector can theoretically support frame speeds 20,000 frames per second with a 20 nanosecond response emitter array.
- the opsistor image processor 100 can be effectively isolated from the ground reference of the post processing electronics ground. This prevents crosstalk known as "pattern noise" which occurs because post processing electronics contain periodic digital clocks that generate digital current "spikes.” The isolation of the array prevents compromising the signal to noise performance. Additionally, parasitic concerns such as leakage from temperature, for example, tend to offset each other because of the matched but opposing characteristics in the opsistor photodiode pair. If the impedance coupling between the post processing electronics and the detector array is kept high, digital noise may be minimized and even eliminated.
- the opsistor technology permits coupling impedance between imager and post processing electronics to exceed 10 ohms while the average impedance at the sensor array is only a few hundred ohms due to the opposing characteristics of the opposing photodiode pair.
- FIG. 7 is a circuit diagram of the electronics of the detector array 110 and the ASIC 200.
- Each reference detector such as rear reference detector 154 on the rear focal plane 114 is illuminated by a dedicated light source such as emitter
- Each emitter such as emitter 204 is controlled by a difference circuit.
- the difference circuit produces a difference signal indicative of the difference between a reference image projected on the rear reference diode 154 and the image sensed by the front capture diode 152.
- the difference circuit includes a closed loop FET amplifier 206 coupled to the emitter 204 which monitors the error voltage at its opsistor pixel element.
- the conductor layer (anode) 178 of the front capture diode 152 and the metal layer (cathode) 176 of the rear reference diode 154 are connected to a common voltage bias or common voltage reference which may be a voltage source 208.
- the voltage of the source 208 can be any value between the supply voltage rails for the circuit. This "floating" feature or common mode property allows the opsistor pixel signal to be biased directly into the linear range of the FET amplifier 206 without extra circuitry. This arrangement also keeps the electronics per pixel to a minimum and preserves simplicity.
- the metal layer 166 (cathode) of the front capture diode 152 and the conducting layer 180 (anode) of the rear reference diode 154 are coupled through the bump 188 to a MOS switch 210.
- the MOS switch 210 is connected to the gate of the FET input amplifier 206.
- the gate of the FET amplifier 206 is also connected to a capacitor
- the drain of the FET amplifier 206 is coupled to a voltage source while the source is coupled through a resistor to the emitter 204.
- the capacitor 212 performs as a sample and hold device for the input signal to the gate of the FET amplifier 206.
- Light striking the front capture diode 152 produces a phased voltage signal from 0 and 450 mV in the preferred embodiment.
- This signal is input to the FET amplifier 206 through the MOS switch 210 and charges the sample and hold capacitor 212.
- the MOS switch 210 When the MOS switch 210 is closed, the emitter 204 tracks the light level of the diodes 152 and 154. When the MOS switch 210 is open, the capacitor 212 keeps the output of the FET amplifier 206
- the "held” output in turn maintains the output of the emitter 204 at a fixed level. In this HOLD mode, tracking between the diodes 152 and 154 and the emitter
- each opsistor detector 151 pixel element
- each opsistor detector 151 pixel element
- a dedicated pixel error operational amplifier 214 with one input coupled to a reference source such as ground.
- the amplifier 214 is coupled to the cathode of front capture diode 152 and the anode of rear reference diode 154.
- 214 is configured such that its output is zero volts whenever "null" is maintained. Null is achieved when illumination from the combination of FET 206 and emitter 204 to the rear reference diode 154 is equivalent to the intensity from the incoming image on the front capture diode 152. This condition remains true during HOLD only if the diodes 152 and 154 sense no change in light intensity between frames. Any pixel element detecting an intensity change during HOLD will cause a positive or negative output signal at its corresponding error amplifier such as amplifier 214.
- the time duration of the HOLD is equivalent to the shutter speed time of the camera 102.
- the opsistor image processing system 100 follows a two step sequence during image sensing.
- the first step regulates optical feedback to achieve null while charging the sample and hold capacitor 212. This
- the second step is the HOLD mode where a differential video signal is sensed by the error amplifier 214.
- the voltage output from the error amplifier 214 is proportional to the image change detected by that pixel between frames. If no change occurs for that pixel element, the output of the error amplifier 214 remains at ground or zero volts.
- Other functions of frame sync, line sync, video signal summing and video data compression are also performed by the processor 120 (not shown in Fig. 7) during the HOLD state as described below. At the end of HOLD, null is restored simultaneously for all pixels and the cycle repeats.
- a first image is captured by the array detector 110 and digitally processed by the processing circuit 116 and the analog to digital converter 118 on the ASIC 200.
- the next image (frame) captured by the front focal plane 112 is balanced in real time by a reference image projected on the rear focal plane 114 by the light emitters such as emitter 204 of the ASIC 200.
- the picture pattern at frame number 1 is processed normally and then this image is transposed to the ASIC 200 abutted to the rear of the opsistor array detector 110. At this moment, all opsistor photodetector outputs will be nulled to "zero volts". If the next frame is the same as frame number 1, all the opsistor pixel elements would remain unchanged.
- each frame contains 921,600 pixel amplitudes. Assuming 5% picture change between the n and n+1 frames, 46,080 color pixel amplitudes will show differences while the balance of 875,520 pixel amplitudes would stay unchanged.
- the output of the ASIC 200 will allow a conventional compression routine run by the processor 120 to make comparisons on a row by row or column by column basis to determine which pixels have changed. The different pixels are then scanned to determine the new light levels and the new frame may be stored. Thus, only 5% of the data must be stored by the processor 120.
- the array detector 110 allows the compression routine to locate the changed pixels instantly by detecting which pixel elements have voltage values instead of making comparisons between pixels.
- each pixel of each frame must be processed through the analog to digital converter 118, characterized by the host processor 120 and compared pixel against pixel to yield an error map for the frame differences. This is an extremely demanding process in terms of time and processor power.
- the ASIC 200 in Figure 7 takes further advantage of the fact that a typical output frame from an opsistor pixel array will predominantly contain "zeros" (pixels with no change) while pixels showing change will be at some voltage magnitude, positive or negative.
- zeros pixels with no change
- the majority of "zero volt" pixels can be determined by rapid row and column scans as will be explained below. Most of the rows and columns will not be changed. However, once a change is found, the elements in those rows and columns may be located for storage by finding the elements in those rows and columns which are unchanged i.e. are at zero volts. The changes may be rapidly ascertained by the use of a more accurate approximation of the pixel levels which will be explained below.
- Every opsistor detector 151 (pixel element) such as the combination of diodes 152 and 154 is coupled to the FET amplifier 206, a comparator 220 and the error amplifier 214 tracking its output voltage referenced to ground.
- a change of two LSB (least significant bit) positive or negative voltage levels, determined by the range of the analog to digital converter 118, at the output of the error amplifier 214 is validation that a change has been detected for that pixel between frames. Of course, greater or lesser validation levels may be used instead of two LSB.
- the comparator 220 will enable an open collector transistor 222 tied to a common row COS (change of state) signal line 224 and an open collector transistor 226 tied to a common column COS signal line 228.
- All pixels in one row or column are linked into the row COS line 224 and column line COS 228 via two open collector transistors such as transistors 222 and 226. Any pixel in a row or column can force the respective COS line LOW if that pixel senses an intensity change of two or more bits between frames.
- the ASIC 200 can rapidly determine which pixels of a frame did not change between frames.
- the row COS line 224 is shared by all pixels in that row.
- the window comparator 220 controls the two transistors 222 and 226 tied to the respective row and column for a given detector 151 (pixel element) (i.e. diodes 152 and 154).
- the comparator 220 is responsive to an input voltage greater than or equal to +2 bits or less than or equal to -2 bits with respect to ground. This is accomplished using normal comparator circuits that respond only to the absolute value of an input voltage relative to ground. The acceptance
- the window comparator 220 has an input B and an input C. Address lines such as a row address line 230 and a column address line 232 can disable the COS contribution from any row (at input B) or column (at input C) by going LOW.
- the output of the error amplifier 214 is connected to window comparator 220 at input A.
- the X-row and Y-column address lines such as lines 230 and 232 can control COS functions as well as summing functions.
- the ASIC 200 will proceed to isolate domains of pixel change by a control circuit 234 which may include the reference voltage 208.
- the control circuit 234 contains output circuitry to produce the digital video signal.
- control circuit 234 controls the X-row address lines such as line 230 and the Y-column address lines such as line 232 through a standard row address presettable counter 236 and a standard row address presettable counter 238.
- the control circuit accepts inputs from a change of state logic circuit 240 and a summing and scanning amplifier
- the control circuit 234 will first interrogate all row COS lines such as line 224 and drop out the rows with non-changing pixels.
- the row and column COS lines 224 and 228 are also multiplexed into the control circuit
- the change of state logic circuit 240 by the change of state logic circuit 240. Any number of COS lines can be sensed by the control circuit 234 at one time to determine which rows and/or columns possess identical data to the previous frame . Such rows or columns are then dropped from further concern.
- the control circuit 234 evaluates the change of state of all columns and likewise drops out all columns with identical data to the previous frame.
- the remaining pixels in the array 110 which have changed data are then scanned one pixel at a time. Individual pixel scanning is accomplished by the row address presettable X counter 236 and the column address presettable Y counter 238.
- the X counter 236 is connected to all row address lines such as row address line 230.
- the Y counter 238 is connected to all column address lines such as column address line 232.
- the preset function allows random selection of any row(s) and any column (s) by direct control. This random addressing permits extremely fast pixel scanning within the array.
- the output from the error amplifier 214 for each pixel element is connected to the summing and scanning amplifier 242 through a MOS switch 244 dedicated to that pixel element.
- the control circuit 234 can now perform all summing and analog to digital conversion functions. Summing resistors such as a resistor 246 for each pixel allows the ASIC 200 to use this circuit as an analog adder. If no pixels change across the full frame, the image from the array detector 110 is evaluated in one clock cycle. For every new frame, the control circuit checks the COS lines such as lines 224 and 228 and the summing and scanning amplifier 240 at the same time. If none of the COS lines toggled, the current image is identical to the previous frame and little action is required. A coded sequence is sent to the digital video output indicating a "same state frame" and the system waits for the next frame.
- the control circuit 234 will compare the magnitude of the frame error against an internal limit.
- This full-frame summed signal represents the total activity recorded by all pixels in the row or column. Varying degrees of image jitter can be qualified and allowed by evaluating this sum limit. The higher the limit, the greater are the cummulative pixel variances allowed before row/column scans are initiated. For machine vision, this COS feature allows an image "in-lock” to exhibit slight variations or jitter and still avoid rescans. This level of activity represents minimal burden to the controlling ASIC 200.
- the advantage is maximum camera response speed once motion begins. In impulse type applications, the shape of a "locked image" is relatively unimportant but once motion starts, it must be tracked or retargetted as fast as possible, even if the shape rotates or shifts abnormally.
- each pixel's error amplifier 214 is connected to the its column address line such as column address line 232 by the switch 244 and read by the control circuit 234.
- the video summing and scanning amplifier 242 senses array signals in one of two ways. It can address each pixel one at a time or examine random areas of pixels (up to the full array) all at one time.
- the Y-scanning column decoder 238 is controlled by the control circuit 234 and any combination of column address lines can be HIGH, LOW or in tri-state during a scan. Likewise, any number of X-scanning row address lines can also be selected by the X-scanning row decoder
- the control circuit 234 can process the array signals in several ways.
- Boundary Scanning Once a pixel or a feature has been located in the array, those pixels can be "contained” by testing the Y-columns and X-rows that bracket the feature like a picture frame. Scanning authority will concentrate on the specific COS-rows and
- COS-columns composing this picture frame As long as the target image stays within the frame, the frame will not move. As soon as motion is sensed by a pixel violation penetrating into the frame, the frame will immediately compensate and recenter itself over the moving target (within limits of the sensor array surface) .
- the image processor 100 therefore has the ability to "capture” an image by summing, then "lock” onto this target with COS scanning.
- Random Access Pixel Scanning Any pixel in the array can be read with random access scanning.
- a specific pixel is selected by setting all Y-column address lines LOW except for the column of interest which is left in tri-state.
- all X-row addresses are LOW except for the row of interest. This addressing state forces all pixels in all columns to have zero contribution to the summing amplifier 242.
- every pixel is disabled by a LOW on the X-row addresses except for the single row selected which is
- the single pixel selected is the only switch 244 that is connected into summing amplifier 242.
- This random access technique features a fast access time with a speed similar to static RAM at below 50 nanoseconds (this time is part of the general stabilization time for opsistor "null" at 10 usec) .
- the total error deviation away from 0 volts is then used to determine a "best guess" for analog to digital conversion for those rows. If all pixels in the array were summed simultaneously, a correlation fit is then established between the current image and the last reference frame. The better the match between these two frames, the lower is the total error weight (maximum correlation) . For example, if 10 pixels were summed and all pixels had a +2 LSB deviation from ground, the summing amplifier 242 would produce a +20 LSB weight as a result.
- This value is used in the ASIC 200 to determine a "best guess" analog to digital starting point which is selected from a range of reference values as a correlation "fit” for that frame.
- the smart guess will start with an initial reference level very close to ground since the error magnitude (average if 2 LSB) is quite low.
- the next guess will be half the value of the first or 0.25V. Again, the conclusion is that the pixel voltage is less. The next half value guess is at 0.125V and again the conclusion is less. The next guess at 0.062V, however, concludes that the pixel voltage is now more. Successive approximation will now use 50% of the value between 0.062V and 0.125V or 0.093V for the next test. Each additional test continues to narrow in on the true voltage value of the pixel. For an 8 bit analog to digital converter, eight divisional comparisons are always performed regardless of the true pixel voltage.
- the range of the pixel error voltage is already known from the output of the summing amplifier 242. This value is compared with various reference points and the closest reference point is selected from the first guess. For the above example, the smart guess will start at 0.125V which is derived from the output of the error amplifier 214 (2 LSB) instead of 0.5V thereby saving at least 2 of the 8 successive comparisons.
- an opsistor 8 bit digitization is 25% faster than similar analog to digital converters. Other converter technologies like flash analog to digital conversion can also be used. If the range of a conversion is known (as in the case of the opsistor imager), a smaller flash analog to digital conversion (4 bits) with level shifting can match the performance of a much larger (12 bits) flash converter.
- Summing determines correlation fit between a current frame and its earlier reference. The closer the sum error is to zero, the easier it is to compress the pixels for that frame. With summing, it is important to be able to differentiate a "zero change" frame that is truly without change from one where the number of +LSB changes are offset by an equal number of -LSB changes. This last condition will also produce a net sum of zero.
- the opsistor imager eliminates this problem by reading the COS line during sums. Because the COS line is coupled to window comparator 220, it is not sensitive to polarity and only responds to absolute values.
- the processor 120 When digitization is completed by the analog to digital converter 118, the processor 120 will compress the digititized data using a standard run length compression routine. During this process, framing and synchronization signals are added to the video data.
- the data output from the opsistor camera 102 is highly dynamic in size. It will range from very short transmissions for "no-change" frames to long data streams for complex changing images. Even at its maximum data stream, the opsistor camera 102 is still many times faster than a serially scanned CCD or diode array. For example, even if the input picture is random noise the opsistor image processing system can still take advantage of the fact that the average intensity change will be around zero.
- a 1024 X 1024 machine vision camera changes 2% of its pixel between the n and n+1 frames.
- the error weight of all 1024 rows and 1024 columns are now determined in 2,049 machine clock cycles (1 clock cycle for frame correlation, 2,048 clock cycles for rows and columns). At 100 MHz, this equates to 21 microseconds.
- the 2% changed pixels are confined to 300 rows and 200 columns which is a typical machine vision situation if a part being examined exhibits a defect. At this time, the full frame has been shrunk down to a much smaller 300 X 200 array.
- a very fast analog to digital converter requires 600 microseconds at 100 MHz. Within these 60,000 locations, however, only 20,971 bits have changed.
- the imaging system 100 processes non-changing pixels in 10% of the time required for a full analog to digital conversion. For these 60,000 pixels, the imaging system 100 will process 20,971 pixels in 157 usec (lOOMhz rate x 20,971 x .75) and 39,029 pixels at 39usec (lOOMhz rate x 39,029 x
- the imaging system 100 thus requires 217usec (21usec + 196usec) to fully process the frame. This image data is then compressed and formatted before leaving the camera 102.
- a standard high speed camera must first off-load all 1 million pixels (1,048,576) from the imager. At this point, 14.48 milliseconds have passed (at lOOMhz rate) and it is still not known what pixels have changed. To move this information into a computer, over 8 Mbits of information must be transmitted for an elapsed time of 80 milliseconds (at 100
- the opsistor camera 102 has an unparalleled advantage because of the differential property within each pixel and the ability to use zero volts for encoding a "no-change" image state.
- additional time for compression and overhead must be added to compare total performance. Assuming another 2 msec, are required to perform a decision based on the differential image, the opsistor camera will still demonstrate a 56 times faster speed advantage. For a "pass frame" not requiring I/O action, the advantage increases to 571 times. With no pixels changing between frames, the advantage is incalculable.
- the opsistor based array detector functions like a digital video camera except that it outputs only the differences between frames.
- This "difference" can be directly compressed or stored on tape like a standard Camcorder.
- Another advantage is the ability of the opsistor array to support random pixel addressing which speeds the compression of the images for processing. By performing differential imaging directly at the pixel level of the opsistor video array, additional advantages are gained. Signal to noise ratios of images are higher and processor demands from the host computer is greatly reduced since the central processor 120 and analog to digital converter 118 only needs to compress the differences between frames.
- opsistor imaging array 310 which includes a front capture array 312 and a rear reference array 314.
- Processing circuitry similar to that shown in Figure 7 is provided in the form of a middle electronics layer 316 located between the front array 312 and the rear array 314. It is to be understood that although only one opsistor detector 311 (pixel element) will be described below, an array of such pixel elements in Fig. 8 are located on the front and rear arrays 312 and 314.
- the opsistor detectors 311 each have a front capture photodiode 318 located on the front array 312 and a rear reference photodiode 320 located on the rear array 314.
- the electronics layer 316 is fabricated on a middle substrate which is bonded between the front capture array 312 and the rear reference array 314.
- An emitter array 322 with micro silicon LEDs 326 matching the rear reference array 314 is abutted to the rear array
- the light emitting array 322 may be other illumination sources based on
- the emitter 326 produces a reference light level for the rear reference photodiode 320 to which it is paired on rear reference array 314.
- the aperture grid 324 is fabricated from silicon and eliminates the possibility of optical crosstalk between adjacent opsistor detectors 311.
- Both the front capture array 312 and the rear reference array 314 are fabricated in a similar manner.
- the front capture array 312 is fabricated from a 20 micron, thin N silicon substrate 330. Thickness must be matched to the light wavelength because different wavelengths will penetrate into the silicon to different depths.
- a P+ layer 332 is formed by doping the front surface of the substrate 330. The P+ layer 332 is exposed to the light from the image.
- a corresponding N+ layer 334 is formed by doping the rear surface of the substrate 330.
- An intrinsic region 336 is formed between the P+ layer 332 and the N+ layer 334.
- the front capture photodiode 318 is isolated from other photodiodes on the front array 312 by channel stops 338 formed by P+ doping through the substrate 330.
- a metal layer 342, which is preferably aluminum, is formed in contact with the P+ layer 332.
- the metal layer 342 forms a grid which is in contact with all of the P+ layers of the photodiodes on the front array 312. Of course other conductor materials may be substituted for metal layer 342.
- the rear reference array 314 is fabricated from a 20 micron thin N silicon substrate 350.
- a P+ layer 352 is formed by doping the surface of the substrate 350 facing the middle electronics layer 316.
- a corresponding N+ layer 354 is formed by doping the opposite surface of the substrate 350.
- the N+ layer receives light from the emitter array 322.
- An intrinsic region 356 is formed between the P+ layer 352 and the N+ layer 354.
- the rear reference photodiode 320 is isolated from other photodiodes in the rear reference array 314 by channel stops 358 which are formed by P+ doping through the substrate 350.
- a metal layer 362 is formed in contact with the N+ layer 354.
- the metal layer 362 forms a grid in contact with all of the N+ layers of the reference photodiodes on the rear reference array 314.
- the front capture array 312 and rear reference array 314 are thus identical in construction except for the placement of pixel electrodes.
- the front capture array 312 uses the N+ layer 334 for each front capture photodiode such as photodiode 318 to interconnect to the middle electronics layer 316 while the rear reference array 314 is connected with the P+ layer 352 of each rear reference photodiode such as photodiode 320.
- Both outer surfaces of the front capture array 312 and the rear reference array 314 are patterned with the common metal layers 342 and 362, respectively, that interconnect every opsistor detector 311 with minimal optical obstruction.
- the two metal layers 342 and 362 are shorted together in the final package and serve as the "common reference" for all opsistor detectors 311 (pixel elements) in the system 300.
- the P+ layer 332 (anode) of the front capture photodiode 318 is tied to the N+ layer 354 (cathode) of the corresponding rear reference photodiode 320.
- This is common for all photodiode pairs of the system 300.
- This point serves as a common electrical reference.
- Electrical interconnection between the electronics layer 316 and the front capture array 312 and rear reference array 314 are through bumps 370 and 372, which may be indium fabricated using the flip chip method. Other accepted interconnection or alloying techniques involving gold, aluminum, titanium, tungsten and the like can also be used. Indium produces reliable diffusive bonds at all contact points with a moderate compressive pressure over a short time period but without the need for heat. This bonding allows the front capture array 312 and rear reference array 314 to be mounted directly onto the middle electronics layer 316.
- the middle electronics layer 316 contains all scanning, summing and digital compression hardware required to perform real time frame processing on chip.
- front and rear side electronics 374 and 376 This hardware is represented by front and rear side electronics 374 and 376. Interconnection between front and rear side electronics 374 and 376 are accomplished with standard silicon vias 378 running through the electronics layer 316. In thin substrate silicon, the vias or "jumpers" are be fabricated by lithography to interconnect devices on both sides. Areas that do not require metal based conductors use oh ic contacts. The through-silicon connections from the front capture array
- conductive vias 380 electrically connect the N+ layer 334 (cathode) of the front capture photodiode 318 with the P+ layer 352 (anode) of the rear reference photodiode 320 for each such photodiode pair.
- These layers are connected to a FET feedback gain amplifier (not shown) on the electronics layer 316 as explained in Fig. 7.
- the imaging system 300 will range between 20 to 150 microns in thickness when completed.
- a standard ceramic carrier is used to interface the system
- This package is fully sealed except for a flat window that exposes the front surface of the front capture array 312.
- the package will look very much like a standard CCD chip found in a typical consumer camera.
- the advantages of this embodiment stem from the location of the processing circuitry in the electronics layer 316 which provides optical isolation of the rear reference array 314 layer from the front capture array 312. In this manner, the front capture array 312 and rear reference array 314 may be separately fabricated to achieve higher pixel resolution. It also allows the electronics layer 316 to be separated from the emitter array 322. This decreases integration complexities and also provides more silicon area under each pixel for processing circuitry.
- the components on front capture array 312 may have low impedance (similar to the array device 110 of Figure 6) , but the components in the electronics layer 316 may be further optimized for higher impedance. This substantially reduces noise and cross talk from distorting the image signals.
- High impedance allows performance advantages from state-of-the-art submicron CMOS/FET amplifiers to be used for the circuit components in electronic layer 316. Multiple functions such as mixed mode analog circuits can coexist in electronic layer 316 without creating crosstalk problems with the detectors 311. Because the opsistor requires no high bias voltages, it is a useful sensor device for
- the detector outputs may be moved to any voltage bias desired by biasing the common metal layers 342 and 362.
- the bias point at low operating voltages will normally be at a level that will directly drive a FET amplifier.
- the opsistor is biased without additional circuit complexities by the common voltage bias points coupled to the detectors. Additionally, no additional DC bias power is required since the supply voltage or any other circuit voltage may be used.
- the opsistor image system will permit videophone communications through existing telecom bandwidth and central office equipment limitations. This bandwidth is a narrow 4Khz or 56 Kbits per second as defined by the Tl standard. A picture phone based on the opsistor camera better utilizes the limited bandwidth of a standard telephone line. Differential images may be off-loaded from the opsistor, weighed for importance and compressed at a very fast rate. The compression scheme used can be identical to the best performing algorithms
- a high speed rotary stamping machine can produce thin stampings at over 1,000 stampings per minute.
- a two dimensional shadow image of a gear for example, can be repeatedly inspected in under
- the opsistor imaging system may be used as a terrain tracking instrument.
- Images loaded into the opsistor camera computer may achieve land terrain lock at high correlation factors. Once in lock, the reference images are played in the opsistor camera until it homes in on the desired target. With two opsistor cameras separated by 7 to 10 degrees, 3-D imaging is also possible for added depth perception or triangulation.
- the opsistor imaging system can offer a new generation of user identification devices. Finger print scanners allow a party to place their thumb onto a glass plate to accentuate contrast for camera imaging. The processed file is then matched against valid files in memory and the finger print is accepted or rejected. Optical image matching applications are enhanced by opsistor imaging. With finger print comparison, the opsistor detector array functions like a traditional camera but offers direct reference comparisons for speed and accuracy. Such an approach can also help law enforcement in areas of facial images, retinal images, and even DNA matching.
- the opsistor scanner/camera can be in bar, circular or multiaxis configurations.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97949751A EP0940030A1 (en) | 1996-11-25 | 1997-11-25 | Opsistor image processor |
CA002272686A CA2272686A1 (en) | 1996-11-25 | 1997-11-25 | Opsistor image processor |
JP52491898A JP2001507176A (en) | 1996-11-25 | 1997-11-25 | Optista image processing device |
AU74127/98A AU7412798A (en) | 1996-11-25 | 1997-11-25 | Opsistor image processor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/755,729 US5837995A (en) | 1996-11-25 | 1996-11-25 | Wavelength-controllable voltage-phase photodiode optoelectronic switch ("opsistor") |
US08/755,729 | 1996-11-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998024231A1 true WO1998024231A1 (en) | 1998-06-04 |
Family
ID=25040400
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1997/021569 WO1998024196A1 (en) | 1996-11-25 | 1997-11-25 | Opsistor transmitter data compression circuit |
PCT/US1997/022225 WO1998024231A1 (en) | 1996-11-25 | 1997-11-25 | Opsistor image processor |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1997/021569 WO1998024196A1 (en) | 1996-11-25 | 1997-11-25 | Opsistor transmitter data compression circuit |
Country Status (7)
Country | Link |
---|---|
US (5) | US5837995A (en) |
EP (2) | EP0940030A1 (en) |
JP (2) | JP2001507176A (en) |
KR (1) | KR20000057238A (en) |
AU (3) | AU7412798A (en) |
CA (2) | CA2272700A1 (en) |
WO (2) | WO1998024196A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003084216A1 (en) * | 2002-04-02 | 2003-10-09 | Infineon Technologies Ag | Differential method for the transfer of data from image-generating sensors and an arrangement for carrying out said method |
US9472167B2 (en) | 2009-04-17 | 2016-10-18 | International Business Machines Corporation | Video capture through hardware |
US10992891B2 (en) | 2015-08-19 | 2021-04-27 | Semiconductor Energy Laboratory Co., Ltd. | Imaging device, operating method thereof, and electronic device |
Families Citing this family (116)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796387A (en) * | 1994-08-16 | 1998-08-18 | Smith Engineering | Positioning system using infrared radiation |
DE69636151T2 (en) | 1995-06-06 | 2006-09-14 | Optobionics Corp., Naperville | Arrangement for irritation of the retina by means of adaptive imaging |
US5837995A (en) * | 1996-11-25 | 1998-11-17 | Alan Y. Chow | Wavelength-controllable voltage-phase photodiode optoelectronic switch ("opsistor") |
EP0985234B1 (en) * | 1997-04-08 | 2005-03-30 | 3DV Systems Ltd. | Solid state optical shutter |
US6366319B1 (en) * | 1997-07-03 | 2002-04-02 | Photronics Corp. | Subtractive color processing system for digital imaging |
US5898196A (en) * | 1997-10-10 | 1999-04-27 | International Business Machines Corporation | Dual EPI active pixel cell design and method of making the same |
US6249423B1 (en) * | 1998-04-21 | 2001-06-19 | Cardiac Pacemakers, Inc. | Electrolytic capacitor and multi-anodic attachment |
US6187028B1 (en) | 1998-04-23 | 2001-02-13 | Intermedics Inc. | Capacitors having metallized film with tapered thickness |
US6110233A (en) * | 1998-05-11 | 2000-08-29 | Cardiac Pacemakers, Inc. | Wound multi-anode electrolytic capacitor with offset anodes |
US6133862A (en) * | 1998-07-31 | 2000-10-17 | Intel Corporation | Method and apparatus to reduce row reset noise in photodiode |
US6556863B1 (en) * | 1998-10-02 | 2003-04-29 | Cardiac Pacemakers, Inc. | High-energy capacitors for implantable defibrillators |
US6275729B1 (en) | 1998-10-02 | 2001-08-14 | Cardiac Pacemakers, Inc. | Smaller electrolytic capacitors for implantable defibrillators |
WO2000022881A2 (en) | 1998-10-12 | 2000-04-20 | Control Devices, Inc. | Ambient light sensor |
GB2352029A (en) * | 1999-07-08 | 2001-01-17 | Ford Motor Co | Removable electronic security bezel for an electronic device |
US6429438B1 (en) * | 1999-07-12 | 2002-08-06 | Waterhealth International, Inc. | Ultraviolet light detector for liquid disinfection unit |
US6975355B1 (en) | 2000-02-22 | 2005-12-13 | Pixim, Inc. | Multiple sampling via a time-indexed method to achieve wide dynamic ranges |
US6298180B1 (en) | 1999-09-15 | 2001-10-02 | Seng-Tiong Ho | Photon transistors |
US6473541B1 (en) | 1999-09-15 | 2002-10-29 | Seng-Tiong Ho | Photon transistors |
US6242273B1 (en) * | 1999-09-29 | 2001-06-05 | Advanced Micro Devices, Inc. | Fractal filter applied to a contamination-free manufacturing signal to improve signal-to-noise ratios |
US6385490B1 (en) | 1999-12-16 | 2002-05-07 | Cardiac Pacemakers, Inc. | Capacitors with recessed rivets allow smaller implantable defibrillators |
US6794628B2 (en) | 2000-01-03 | 2004-09-21 | 3Dv Systems, Ltd. | Solid state optical shutter |
US6488405B1 (en) * | 2000-03-08 | 2002-12-03 | Advanced Micro Devices, Inc. | Flip chip defect analysis using liquid crystal |
US6494095B1 (en) * | 2000-03-28 | 2002-12-17 | Opticnet, Inc. | Micro electromechanical switch for detecting acceleration or decelaration |
US6426864B1 (en) | 2000-06-29 | 2002-07-30 | Cardiac Pacemakers, Inc. | High energy capacitors for implantable defibrillators |
US7145121B1 (en) * | 2000-08-11 | 2006-12-05 | Cook Jr Koy B | Monolithic silicon integrated circuit for detecting azimuth and elevation of incident radiation and method for using same |
US6756576B1 (en) * | 2000-08-30 | 2004-06-29 | Micron Technology, Inc. | Imaging system having redundant pixel groupings |
US6541794B1 (en) * | 2000-08-31 | 2003-04-01 | Motorola, Inc. | Imaging device and method |
US6831263B2 (en) * | 2002-06-04 | 2004-12-14 | Intel Corporation | Very high speed photodetector system using a PIN photodiode array for position sensing |
US20040197101A1 (en) * | 2001-02-05 | 2004-10-07 | Sasser Gary D. | Optical transceiver module with host accessible on-board diagnostics |
US7346278B2 (en) * | 2001-02-05 | 2008-03-18 | Finisar Corporation | Analog to digital signal conditioning in optoelectronic transceivers |
US7149430B2 (en) * | 2001-02-05 | 2006-12-12 | Finsiar Corporation | Optoelectronic transceiver having dual access to onboard diagnostics |
US7302186B2 (en) | 2001-02-05 | 2007-11-27 | Finisar Corporation | Optical transceiver and host adapter with memory mapped monitoring circuitry |
US7079775B2 (en) * | 2001-02-05 | 2006-07-18 | Finisar Corporation | Integrated memory mapped controller circuit for fiber optics transceiver |
US6609840B2 (en) * | 2001-04-05 | 2003-08-26 | Alan Y. Chow | Wave length associative addressing system for WDM type light packet steering |
US7037943B2 (en) | 2001-04-10 | 2006-05-02 | Optobionics Corporation | Retinal treatment method |
US20050004625A1 (en) * | 2001-06-29 | 2005-01-06 | Chow Alan Y. | Treatment of degenerative retinal disease via electrical stimulation of surface structures |
US20050033202A1 (en) | 2001-06-29 | 2005-02-10 | Chow Alan Y. | Mechanically activated objects for treatment of degenerative retinal disease |
US7031776B2 (en) | 2001-06-29 | 2006-04-18 | Optobionics | Methods for improving damaged retinal cell function |
US6665498B1 (en) * | 2001-07-20 | 2003-12-16 | Wenbin Jiang | High-speed optical data links |
WO2003017372A1 (en) * | 2001-08-14 | 2003-02-27 | Infineon Technologies Ag | Photodiode arrangement with two photodiodes |
WO2003061537A1 (en) | 2002-01-17 | 2003-07-31 | Masachusetts Eye And Ear Infirmary | Minimally invasive retinal prosthesis |
US20040077943A1 (en) * | 2002-04-05 | 2004-04-22 | Meaney Paul M. | Systems and methods for 3-D data acquisition for microwave imaging |
US6813632B2 (en) * | 2002-04-24 | 2004-11-02 | International Business Machines Corporation | Distributed file system using scatter-gather |
US7269357B2 (en) * | 2002-08-02 | 2007-09-11 | Finisar Corporation | Transceiver with programmable signal parameters |
US20080274989A1 (en) * | 2002-08-05 | 2008-11-06 | University Of Iowa Research Foundation | Rna Interference Suppression of Neurodegenerative Diseases and Methods of Use Thereof |
US20090027038A1 (en) * | 2002-10-23 | 2009-01-29 | Elsa Garmire | Systems And Methods That Detect Changes In Incident Optical Radiation |
US20070041729A1 (en) * | 2002-10-23 | 2007-02-22 | Philip Heinz | Systems and methods for detecting changes in incident optical radiation at high frequencies |
AU2003285944A1 (en) * | 2002-10-23 | 2004-05-13 | The Trustees Of Darmouth College | Systems and methods that detect changes in incident optical radiation |
DE10304831A1 (en) * | 2003-01-31 | 2004-08-26 | Eberhard-Karls-Universität Tübingen Universitätsklinikum | Retina implant to stimulate a retina depending on the light |
US7124949B2 (en) * | 2003-06-17 | 2006-10-24 | Symbol Technologies, Inc. | Reducing speckle noise in electro-optical readers |
US20050015426A1 (en) * | 2003-07-14 | 2005-01-20 | Woodruff Robert J. | Communicating data over a communication link |
US7606391B2 (en) * | 2003-07-25 | 2009-10-20 | Sony Corporation | Video content scene change determination |
US6815237B1 (en) * | 2003-09-29 | 2004-11-09 | Rockwell Scientific Licensing, Llc | Testing apparatus and method for determining an etch bias associated with a semiconductor-processing step |
EP1763896B1 (en) * | 2004-06-30 | 2018-10-03 | OSRAM Opto Semiconductors GmbH | Light-emitting diode arrangement and optical recording device |
DE102004038528A1 (en) * | 2004-08-07 | 2006-03-16 | Atmel Germany Gmbh | Semiconductor structure |
US7504610B2 (en) * | 2004-09-03 | 2009-03-17 | Mindspeed Technologies, Inc. | Optical modulation amplitude compensation system having a laser driver with modulation control signals |
KR100651498B1 (en) * | 2004-10-28 | 2006-11-29 | 삼성전기주식회사 | Multi-wavelength photodetector and method for fabricating the same |
US20060108672A1 (en) * | 2004-11-24 | 2006-05-25 | Brennan John M | Die bonded device and method for transistor packages |
CN100511674C (en) * | 2005-11-25 | 2009-07-08 | 比亚迪股份有限公司 | A side-lighting LED illumination lamp, illuminating method of backlight source and mobile phone |
US7832627B2 (en) * | 2006-04-28 | 2010-11-16 | Pitney Bowes Inc. | System and method for canceling electronically deposited checks |
WO2009008932A2 (en) * | 2007-04-12 | 2009-01-15 | Whitehead Institute | Implantable wireless cmos biosensor |
WO2009012106A1 (en) * | 2007-07-13 | 2009-01-22 | Vincent Chow | System and method for the attenuation of electrical noise |
US8750341B2 (en) * | 2008-01-04 | 2014-06-10 | Mindspeed Technologies, Inc. | Method and apparatus for reducing optical signal speckle |
US7990079B2 (en) * | 2008-02-06 | 2011-08-02 | Magna International Inc. | Method and apparatus for providing selectively colored light |
JP2011522280A (en) | 2008-03-31 | 2011-07-28 | マインドスピード・テクノロジーズ・インコーポレイテッド | Reduction of power loss in portable LCoS / LCD / DLP projection system |
US8159956B2 (en) * | 2008-07-01 | 2012-04-17 | Finisar Corporation | Diagnostics for serial communication busses |
FR2937129B1 (en) * | 2008-10-10 | 2012-11-16 | Thales Sa | OPTICAL ENCODER |
US8718784B2 (en) | 2010-01-14 | 2014-05-06 | Nano-Retina, Inc. | Penetrating electrodes for retinal stimulation |
US8428740B2 (en) | 2010-08-06 | 2013-04-23 | Nano-Retina, Inc. | Retinal prosthesis techniques |
US8706243B2 (en) | 2009-02-09 | 2014-04-22 | Rainbow Medical Ltd. | Retinal prosthesis techniques |
US8150526B2 (en) | 2009-02-09 | 2012-04-03 | Nano-Retina, Inc. | Retinal prosthesis |
US8442641B2 (en) | 2010-08-06 | 2013-05-14 | Nano-Retina, Inc. | Retinal prosthesis techniques |
JP5159676B2 (en) * | 2009-03-13 | 2013-03-06 | 株式会社東芝 | Receiver circuit for optical communication |
US20100241060A1 (en) * | 2009-03-18 | 2010-09-23 | Roizman Keith | Surgical devices and methods |
US8653737B2 (en) * | 2009-04-14 | 2014-02-18 | Phoseon Technology, Inc. | Controller for semiconductor lighting device |
US8552466B2 (en) * | 2009-05-04 | 2013-10-08 | General Electric Company | Low capacitance photodiode element and computed tomography detector |
US20100327195A1 (en) * | 2009-06-29 | 2010-12-30 | Lei Huang | Low-power optocoupler |
JP2013506303A (en) | 2009-09-29 | 2013-02-21 | リサーチ トライアングル インスティテュート, インターナショナル | Quantum dot-fullerene junction based photodetector |
US9054262B2 (en) | 2009-09-29 | 2015-06-09 | Research Triangle Institute | Integrated optical upconversion devices and related methods |
US9349970B2 (en) | 2009-09-29 | 2016-05-24 | Research Triangle Institute | Quantum dot-fullerene junction based photodetectors |
WO2011095229A1 (en) | 2010-02-08 | 2011-08-11 | Advanced Bionics Ag | Fully implantable hearing aid |
US8643296B2 (en) | 2010-11-22 | 2014-02-04 | Mindspeed Technologies, Inc. | Color mixing and desaturation with reduced number of converters |
US8982574B2 (en) * | 2010-12-29 | 2015-03-17 | Stmicroelectronics S.R.L. | Contact and contactless differential I/O pads for chip-to-chip communication and wireless probing |
US8571669B2 (en) | 2011-02-24 | 2013-10-29 | Nano-Retina, Inc. | Retinal prosthesis with efficient processing circuits |
US9107245B2 (en) | 2011-06-09 | 2015-08-11 | Mindspeed Technologies, Inc. | High accuracy, high dynamic range LED/laser driver |
JP2013125048A (en) * | 2011-12-13 | 2013-06-24 | Semiconductor Components Industries Llc | Lens position detection circuit |
US9174051B2 (en) * | 2012-04-29 | 2015-11-03 | Boston Scientific Neuromodulation Corporation | Real time compliance voltage generation for an implantable stimulator |
US9427569B2 (en) * | 2012-05-09 | 2016-08-30 | Po-Kang Lin | Structure of artificial electronic retina |
US10679448B2 (en) * | 2012-07-26 | 2020-06-09 | John C. S. Koo | Light-based commercial messaging systems |
US11727737B2 (en) | 2012-07-26 | 2023-08-15 | John C. S. Koo | Retail light-based sensor-driven messaging systems |
US11049344B2 (en) | 2012-07-26 | 2021-06-29 | John C. S. Koo | Dual-mode commercial messaging systems |
US9385606B2 (en) | 2012-12-03 | 2016-07-05 | M/A-Com Technology Solutions Holdings, Inc. | Automatic buck/boost mode selection system for DC-DC converter |
CN103115633B (en) * | 2013-01-29 | 2016-02-24 | 复旦大学 | Utilize phase generated carrier to reduce and interfere path loose (instead) to penetrate the method for light interference |
US9370417B2 (en) | 2013-03-14 | 2016-06-21 | Nano-Retina, Inc. | Foveated retinal prosthesis |
JP6123883B2 (en) * | 2013-03-22 | 2017-05-10 | 富士通株式会社 | Wavelength multiplexed optical receiver |
US9474902B2 (en) | 2013-12-31 | 2016-10-25 | Nano Retina Ltd. | Wearable apparatus for delivery of power to a retinal prosthesis |
US9331791B2 (en) | 2014-01-21 | 2016-05-03 | Nano Retina Ltd. | Transfer of power and data |
JP2016092629A (en) * | 2014-11-06 | 2016-05-23 | アズビル株式会社 | Communication state display method and communication state display device |
US10097908B2 (en) | 2014-12-31 | 2018-10-09 | Macom Technology Solutions Holdings, Inc. | DC-coupled laser driver with AC-coupled termination element |
EP3087916B1 (en) * | 2015-04-28 | 2023-09-20 | Nokia Technologies Oy | Physiological measurement sensor |
US11361285B2 (en) | 2015-04-30 | 2022-06-14 | Gardner/Wyatt Ventures, LLC | Method and system of preventing duplicate check presentation |
EP3124992B1 (en) * | 2015-07-27 | 2017-07-12 | Sick Ag | Light receiving device with avalanche photodiodes in geiger mode and method for reading |
WO2018045093A1 (en) | 2016-08-30 | 2018-03-08 | Macom Technology Solutions Holdings, Inc. | Driver with distributed architecture |
US20180269250A1 (en) * | 2017-03-16 | 2018-09-20 | Symmetry Sensors, Inc. | Systems and methods for optical perception |
US10630052B2 (en) | 2017-10-04 | 2020-04-21 | Macom Technology Solutions Holdings, Inc. | Efficiency improved driver for laser diode in optical communication |
EP3614437B1 (en) * | 2018-08-22 | 2021-05-05 | Lumileds LLC | Semiconductor die |
US11005573B2 (en) | 2018-11-20 | 2021-05-11 | Macom Technology Solutions Holdings, Inc. | Optic signal receiver with dynamic control |
US20210074880A1 (en) * | 2018-12-18 | 2021-03-11 | Bolb Inc. | Light-output-power self-awareness light-emitting device |
TWI689107B (en) | 2019-04-10 | 2020-03-21 | 友達光電股份有限公司 | Optical sensor circuit and display panel |
CN114641987A (en) * | 2019-11-07 | 2022-06-17 | 株式会社半导体能源研究所 | Image pickup device, operating method thereof and electronic apparatus |
EP4088394A4 (en) | 2020-01-10 | 2024-02-07 | Macom Tech Solutions Holdings Inc | Optimal equalization partitioning |
US11575437B2 (en) | 2020-01-10 | 2023-02-07 | Macom Technology Solutions Holdings, Inc. | Optimal equalization partitioning |
US11635802B2 (en) * | 2020-01-13 | 2023-04-25 | Sony Interactive Entertainment Inc. | Combined light intensity based CMOS and event detection sensor for high speed predictive tracking and latency compensation in virtual and augmented reality HMD systems |
US11658630B2 (en) | 2020-12-04 | 2023-05-23 | Macom Technology Solutions Holdings, Inc. | Single servo loop controlling an automatic gain control and current sourcing mechanism |
US11616529B2 (en) | 2021-02-12 | 2023-03-28 | Macom Technology Solutions Holdings, Inc. | Adaptive cable equalizer |
WO2022212053A1 (en) * | 2021-03-31 | 2022-10-06 | The Board Of Trustees Of The Leland Stanford Junior University | Photovoltaic retinal prosthesis with optically configurable confinement of electric field |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0303940A1 (en) * | 1987-08-19 | 1989-02-22 | Heimann GmbH | Linear image sensor |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4001867A (en) * | 1974-08-22 | 1977-01-04 | Dionics, Inc. | Semiconductive devices with integrated circuit switches |
FR2485837A1 (en) * | 1980-06-26 | 1981-12-31 | Seftim Sarl | Single optical fibre line multichannel transmission system - uses superposition of different wavelengths or bands for subsequent separation by filtering |
US4477721A (en) * | 1982-01-22 | 1984-10-16 | International Business Machines Corporation | Electro-optic signal conversion |
JPS614346A (en) * | 1984-06-19 | 1986-01-10 | Sumitomo Electric Ind Ltd | Optical transmission device |
JPS62179601U (en) * | 1986-04-30 | 1987-11-14 | ||
CH684971A5 (en) * | 1989-03-16 | 1995-02-15 | Landis & Gyr Tech Innovat | Ultraviolet light sensor. |
US5024223A (en) * | 1989-08-08 | 1991-06-18 | Chow Alan Y | Artificial retina device |
US5293036A (en) * | 1989-08-11 | 1994-03-08 | Santa Barbara Research Center | Radiation detector array having center surround pixel output |
US5130582A (en) | 1989-09-19 | 1992-07-14 | Tdk Corporation | Delay circuit which is free from temperature variation, power supply voltage variation and process variation |
US5130528A (en) * | 1991-03-01 | 1992-07-14 | International Business Machines Corporation | Opto-photo-electric switch |
JPH04365382A (en) * | 1991-06-13 | 1992-12-17 | Toshiba Corp | Semiconductor light-emitting device and its driving method |
JP2974469B2 (en) * | 1991-09-17 | 1999-11-10 | 株式会社東芝 | Signal transmission circuit |
US5212578A (en) * | 1991-10-02 | 1993-05-18 | At&T Bell Laboratories | Selection of transmission facilities using optical wavelength division multiplexing |
US5223728A (en) * | 1992-04-02 | 1993-06-29 | Motorola, Inc. | Optical switch integrated circuit |
US5351309A (en) * | 1992-06-30 | 1994-09-27 | National Science Council | Image edge sensor |
US5519205A (en) * | 1992-09-30 | 1996-05-21 | Lsi Logic Corporation | Color electronic camera including photosensor array having binary diffractive lens elements |
US5338991A (en) * | 1992-12-28 | 1994-08-16 | Lu Chao Cheng | High power solid state relay with input presence and polarity indication |
CA2112175A1 (en) * | 1993-03-08 | 1994-09-09 | Neal S. Bergano | Technique for reducing nonlinear signal degradation and fading in a long optical transmission system |
US5556423A (en) * | 1993-05-03 | 1996-09-17 | Alan Y. Chow | Independent photoelectric artificial retina device and method of using same |
US5397350A (en) * | 1993-05-03 | 1995-03-14 | Chow; Alan Y. | Independent photoelectric artificial retina device and method of using same |
DE69636151T2 (en) * | 1995-06-06 | 2006-09-14 | Optobionics Corp., Naperville | Arrangement for irritation of the retina by means of adaptive imaging |
US5711201A (en) * | 1996-01-02 | 1998-01-27 | Thompson; Pamela J. | Bottle top cutting device |
US5717201A (en) | 1996-04-18 | 1998-02-10 | National Science Council | Double four-quadrant angle-position detector |
US5837995A (en) * | 1996-11-25 | 1998-11-17 | Alan Y. Chow | Wavelength-controllable voltage-phase photodiode optoelectronic switch ("opsistor") |
-
1996
- 1996-11-25 US US08/755,729 patent/US5837995A/en not_active Expired - Fee Related
-
1997
- 1997-11-25 CA CA002272700A patent/CA2272700A1/en not_active Abandoned
- 1997-11-25 JP JP52491898A patent/JP2001507176A/en not_active Ceased
- 1997-11-25 WO PCT/US1997/021569 patent/WO1998024196A1/en not_active Application Discontinuation
- 1997-11-25 AU AU74127/98A patent/AU7412798A/en not_active Abandoned
- 1997-11-25 CA CA002272686A patent/CA2272686A1/en not_active Abandoned
- 1997-11-25 AU AU55102/98A patent/AU5510298A/en not_active Abandoned
- 1997-11-25 JP JP52671598A patent/JP2002516653A/en active Pending
- 1997-11-25 WO PCT/US1997/022225 patent/WO1998024231A1/en not_active Application Discontinuation
- 1997-11-25 US US08/977,852 patent/US6020593A/en not_active Expired - Fee Related
- 1997-11-25 EP EP97949751A patent/EP0940030A1/en not_active Withdrawn
- 1997-11-25 EP EP97951468A patent/EP0947063A1/en not_active Withdrawn
- 1997-11-25 US US08/977,853 patent/US5949064A/en not_active Expired - Fee Related
- 1997-11-26 AU AU53728/98A patent/AU761555B2/en not_active Ceased
- 1997-11-26 KR KR1019990704606A patent/KR20000057238A/en not_active Application Discontinuation
-
1998
- 1998-06-02 US US09/088,579 patent/US6201234B1/en not_active Expired - Fee Related
-
1999
- 1999-05-14 US US09/312,145 patent/US6075251A/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0303940A1 (en) * | 1987-08-19 | 1989-02-22 | Heimann GmbH | Linear image sensor |
Non-Patent Citations (2)
Title |
---|
AIZAWA K ET AL: "A NOVEL IMAGE SENSOR FOR VIDEO COMPRESSION", PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (IC, AUSTIN, NOV. 13 - 16, 1994, vol. VOL. 3, no. CONF. 1, 13 November 1994 (1994-11-13), INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 591 - 595, XP000522871 * |
KUO J B ET AL: "BICMOS EDGE DETECTOR WITH CORRELATED-DOUBLE-SAMPLING READOUT CIRCUIT FOR PATTERN RECOGNITION NEURAL NETWORK", ELECTRONICS LETTERS, vol. 27, no. 14, 4 July 1991 (1991-07-04), pages 1248 - 1250, XP000213788 * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003084216A1 (en) * | 2002-04-02 | 2003-10-09 | Infineon Technologies Ag | Differential method for the transfer of data from image-generating sensors and an arrangement for carrying out said method |
US9472167B2 (en) | 2009-04-17 | 2016-10-18 | International Business Machines Corporation | Video capture through hardware |
US10992891B2 (en) | 2015-08-19 | 2021-04-27 | Semiconductor Energy Laboratory Co., Ltd. | Imaging device, operating method thereof, and electronic device |
US11431932B2 (en) | 2015-08-19 | 2022-08-30 | Semiconductor Energy Laboratory Co., Ltd. | Imaging device, operating method thereof, and electronic device |
US11706545B2 (en) | 2015-08-19 | 2023-07-18 | Semiconductor Energy Laboratory Co., Ltd. | Imaging device, operating method thereof, and electronic device |
Also Published As
Publication number | Publication date |
---|---|
JP2002516653A (en) | 2002-06-04 |
US6020593A (en) | 2000-02-01 |
EP0947063A1 (en) | 1999-10-06 |
WO1998024196A1 (en) | 1998-06-04 |
US6075251A (en) | 2000-06-13 |
US6201234B1 (en) | 2001-03-13 |
CA2272686A1 (en) | 1998-06-04 |
KR20000057238A (en) | 2000-09-15 |
AU5372898A (en) | 1999-06-15 |
AU761555B2 (en) | 2003-06-05 |
EP0940030A1 (en) | 1999-09-08 |
AU5510298A (en) | 1998-06-22 |
JP2001507176A (en) | 2001-05-29 |
US5949064A (en) | 1999-09-07 |
AU7412798A (en) | 1998-06-22 |
CA2272700A1 (en) | 1998-06-04 |
US5837995A (en) | 1998-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5949064A (en) | Opsistor image processor with a reference detector and a reference image | |
US6069365A (en) | Optical processor based imaging system | |
US8384814B2 (en) | CMOS imager with integrated circuitry | |
EP3605606B1 (en) | Imaging system comprising an infrared light source and an image sensor | |
CN105229791B (en) | Solid-state imaging element, its manufacturing method and electronic equipment | |
US4438455A (en) | Solid-state color imager with three layer four story structure | |
US7708686B2 (en) | Color filter imaging array and method of formation | |
US7671314B2 (en) | Image sensor including active pixel sensor array with photoelectric conversion region | |
US7348539B2 (en) | Image sensor for semiconductor light-sensing device and image processing apparatus using the same | |
US6133954A (en) | Integrated circuit color chip with cells with integral color filters including triplets of photodiodes with each having integrated therewith transistors for reading from and writing to the photodiode and methods of manufacture and operation thereof | |
US8084739B2 (en) | Imaging apparatus and methods | |
US20030160887A1 (en) | Solid state image pickup device | |
KR20080091023A (en) | Solid-state imaging device and imaging apparatus | |
US4514755A (en) | Solid-state color imager with two layer three story structure | |
US10510787B2 (en) | Structures and methods of creating clear pixels | |
KR20080031796A (en) | Solid state imaging device and imaging apparatus | |
EP0509820B1 (en) | Image pickup apparatus | |
CN102246300A (en) | Ultraviolet light filter layer in image sensors | |
CA2313223A1 (en) | Single chip symbology reader with smart sensor | |
JP2008245217A (en) | Solid-state imaging apparatus and imaging apparatus | |
US4443813A (en) | Solid-state color imager with two layer three story structure | |
CN113497873B (en) | Image sensing device | |
WO2023186437A1 (en) | Sensor device and method for operating a sensor device | |
CN115442548A (en) | Bit line control to support merged mode for pixel arrays with phase detection autofocus and image sensing photodiodes | |
JP2002190987A (en) | Card type imaging device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1997949751 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1998 524918 Kind code of ref document: A Format of ref document f/p: F |
|
ENP | Entry into the national phase |
Ref document number: 2272686 Country of ref document: CA |
|
WWP | Wipo information: published in national office |
Ref document number: 1997949751 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1997949751 Country of ref document: EP |