WO1998055923A3 - A hardware design for majority voting, and testing and maintenance of majority voting - Google Patents

A hardware design for majority voting, and testing and maintenance of majority voting Download PDF

Info

Publication number
WO1998055923A3
WO1998055923A3 PCT/SE1998/000955 SE9800955W WO9855923A3 WO 1998055923 A3 WO1998055923 A3 WO 1998055923A3 SE 9800955 W SE9800955 W SE 9800955W WO 9855923 A3 WO9855923 A3 WO 9855923A3
Authority
WO
WIPO (PCT)
Prior art keywords
signals
majority
alarm
majority voting
control unit
Prior art date
Application number
PCT/SE1998/000955
Other languages
French (fr)
Other versions
WO1998055923A2 (en
Inventor
Stefan Hans Bertil Davidsson
Ola Per Martinsson
Carl Michael Carlsson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to AU80436/98A priority Critical patent/AU8043698A/en
Priority to JP50222899A priority patent/JP2002503371A/en
Priority to BR9809962-0A priority patent/BR9809962A/en
Priority to DE69816818T priority patent/DE69816818T2/en
Priority to EP98928701A priority patent/EP0986785B1/en
Publication of WO1998055923A2 publication Critical patent/WO1998055923A2/en
Publication of WO1998055923A3 publication Critical patent/WO1998055923A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/187—Voting techniques
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware

Abstract

The invention relates to majority voting. A number of input signals are monitored individually by separate monitors, one monitor for each signal. Each monitor generates a control signal representing the status of the monitored signal. The generated control signals are sent to a level control unit. The level control unit control the input levels to a majority voter according to the control signals. Instead of signals that are faulty, the level control unit selects signals of specific logical levels to be forwarded to the majority logic. The logical levels of these so called replacement signals are selected such that the replacement signals do not interfere with the remaining correct signals. Furthermore, the majority voted output signal is monitored so as to selectively generate an alarm. The voting functionality is tested by stopping input signals according to a first procedure, thus generating an alarm. By stopping input signals according to a second procedure, an alarm is avoided.
PCT/SE1998/000955 1997-06-06 1998-05-20 A hardware design for majority voting, and testing and maintenance of majority voting WO1998055923A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
AU80436/98A AU8043698A (en) 1997-06-06 1998-05-20 A hardware design for majority voting, and testing and maintenance of majority voting
JP50222899A JP2002503371A (en) 1997-06-06 1998-05-20 Majority hardware design and majority testing and maintenance
BR9809962-0A BR9809962A (en) 1997-06-06 1998-05-20 Majority voting circuit sensitive to at least three logic input signals, clock signal generation system, majority voting processes, to generate a main clock signal, and to test majority voting for a number of logical input signals, and, device to test majority voting for a number of logical input signals
DE69816818T DE69816818T2 (en) 1997-06-06 1998-05-20 MAJORITY DECISION DEVICE AND CORRESPONDING METHOD
EP98928701A EP0986785B1 (en) 1997-06-06 1998-05-20 Majority voting circuit and method therefor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9702176-0 1997-06-06
SE9702176A SE9702176L (en) 1997-06-06 1997-06-06 A hardware design for majority elections, as well as testing and maintenance of majority elections

Publications (2)

Publication Number Publication Date
WO1998055923A2 WO1998055923A2 (en) 1998-12-10
WO1998055923A3 true WO1998055923A3 (en) 1999-03-04

Family

ID=20407288

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1998/000955 WO1998055923A2 (en) 1997-06-06 1998-05-20 A hardware design for majority voting, and testing and maintenance of majority voting

Country Status (10)

Country Link
US (2) US6247160B1 (en)
EP (1) EP0986785B1 (en)
JP (1) JP2002503371A (en)
KR (1) KR20010013491A (en)
CN (1) CN1097775C (en)
AU (1) AU8043698A (en)
BR (1) BR9809962A (en)
DE (1) DE69816818T2 (en)
SE (1) SE9702176L (en)
WO (1) WO1998055923A2 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6343096B1 (en) * 1998-07-16 2002-01-29 Telefonaktiebolaget Lm Ericsson Clock pulse degradation detector
JP3293125B2 (en) * 1998-07-24 2002-06-17 日本電気株式会社 Initial setting and diagnosis method for on-chip multiprocessor system
US6532550B1 (en) * 2000-02-10 2003-03-11 Westinghouse Electric Company Llc Process protection system
US7036059B1 (en) 2001-02-14 2006-04-25 Xilinx, Inc. Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays
TW567320B (en) * 2002-03-05 2003-12-21 Via Tech Inc Testing circuit for embedded phase lock loop and its testing method
US7225394B2 (en) * 2003-05-08 2007-05-29 Hewlett-Packard Development Company, L.P. Voting circuit
US7259602B2 (en) * 2005-07-21 2007-08-21 International Business Machines Corporation Method and apparatus for implementing fault tolerant phase locked loop (PLL)
US7317329B2 (en) * 2005-10-11 2008-01-08 Aten International Co., Ltd Lookup table circuit
DE102006025133A1 (en) * 2006-05-30 2007-12-06 Infineon Technologies Ag Storage and storage communication system
US7617412B2 (en) * 2006-10-25 2009-11-10 Rockwell Automation Technologies, Inc. Safety timer crosscheck diagnostic in a dual-CPU safety system
FR2928769B1 (en) * 2008-03-14 2012-07-13 Airbus France DEVICE FOR THE USE OF A PROGRAMMABLE COMPONENT IN A NATURAL RADIATION ENVIRONMENT
US8209591B2 (en) 2008-10-23 2012-06-26 Intersil Americas Inc. Voter tester for redundant systems
CN102141944B (en) * 2010-02-02 2012-12-12 慧荣科技股份有限公司 Method for reducing errors incapable of being corrected, memory device and controller thereof
US8972772B2 (en) * 2011-02-24 2015-03-03 The Charles Stark Draper Laboratory, Inc. System and method for duplexed replicated computing
US8729923B2 (en) * 2012-08-29 2014-05-20 Sandisk Technologies Inc. Majority vote circuit
US9632492B2 (en) 2015-01-23 2017-04-25 Rockwell Automation Asia Pacific Business Ctr. Pte., Ltd. Redundant watchdog method and system utilizing safety partner controller
US10084456B2 (en) 2016-06-18 2018-09-25 Mohsen Tanzify Foomany Plurality voter circuit
CN106567420A (en) * 2016-07-26 2017-04-19 中国航空工业集团公司西安飞行自动控制研究所 Triple-redundancy software control system of electrical transmission control excavator
JP2019061392A (en) * 2017-09-26 2019-04-18 ルネサスエレクトロニクス株式会社 Microcontroller and control method of microcontroller
CN110349392A (en) * 2019-06-20 2019-10-18 中国船舶重工集团公司第七一九研究所 Fire alarm installation and method
CN116074871A (en) * 2019-11-29 2023-05-05 华为技术有限公司 Clock fault positioning method and network equipment

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4583224A (en) * 1982-11-08 1986-04-15 Hitachi, Ltd. Fault tolerable redundancy control
US4683570A (en) * 1985-09-03 1987-07-28 General Electric Company Self-checking digital fault detector for modular redundant real time clock
EP0344426A2 (en) * 1988-05-04 1989-12-06 Rockwell International Corporation Self-checking majority voting logic for fault tolerant computing applications
US5305325A (en) * 1990-07-10 1994-04-19 Telefonaktiebolaget L M Ericsson Method and a device for supervising and testing majority voting
US5537583A (en) * 1994-10-11 1996-07-16 The Boeing Company Method and apparatus for a fault tolerant clock with dynamic reconfiguration
US5568097A (en) * 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2022893B (en) * 1978-06-10 1983-01-12 Westinghouse Brake & Signal Fault detection
US4433413A (en) * 1981-10-22 1984-02-21 Siemens Corporation Built-in apparatus and method for testing a microprocessor system
NL8502768A (en) * 1985-10-10 1987-05-04 Philips Nv DATA PROCESSING DEVICE, COMPRISING MULTIPLE, PARALLEL-OPERATING DATA PROCESSING MODULES, MULTIPLE REDUNDANT CLOCK, CONTAINING A NUMBER OF MACHINERY-SYNCHRONIZING CLOCK CIRCUITS FOR USE IN ANY IN-PROPERTY AND PROCESSING EQUIPMENT.
US4742334A (en) * 1986-08-20 1988-05-03 Tracer Electronics Inc. Single-wire loop alarm system
US5014226A (en) * 1988-09-29 1991-05-07 Lsi Logic Corporation Method and apparatus for predicting the metastable behavior of logic circuits
US5127008A (en) * 1990-01-25 1992-06-30 International Business Machines Corporation Integrated circuit driver inhibit control test method
US5159598A (en) * 1990-05-03 1992-10-27 General Electric Company Buffer integrated circuit providing testing interface
US5430740A (en) * 1992-01-21 1995-07-04 Nokia Mobile Phones, Ltd. Indication of data blocks in a frame received by a mobile phone
US5428769A (en) * 1992-03-31 1995-06-27 The Dow Chemical Company Process control interface system having triply redundant remote field units
JP3227929B2 (en) * 1993-08-31 2001-11-12 ソニー株式会社 Speech encoding apparatus and decoding apparatus for encoded signal
US5498912A (en) * 1993-10-04 1996-03-12 Rockwell International Corporation Majority voted two fault tolerant power switch
US5526288A (en) * 1993-11-05 1996-06-11 Ilc Data Device Corporation Multiple channel discrete to digital interface
US5864657A (en) * 1995-11-29 1999-01-26 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system
US5732209A (en) * 1995-11-29 1998-03-24 Exponential Technology, Inc. Self-testing multi-processor die with internal compare points
US5948116A (en) * 1996-02-23 1999-09-07 Texas Instruments Deutschland, Gmbh Bit error correction algorithm
GB2311881B (en) * 1996-04-03 2000-03-29 Ind Control Services Technolog Fault tolerant data processing systems

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4583224A (en) * 1982-11-08 1986-04-15 Hitachi, Ltd. Fault tolerable redundancy control
US4683570A (en) * 1985-09-03 1987-07-28 General Electric Company Self-checking digital fault detector for modular redundant real time clock
EP0344426A2 (en) * 1988-05-04 1989-12-06 Rockwell International Corporation Self-checking majority voting logic for fault tolerant computing applications
US5305325A (en) * 1990-07-10 1994-04-19 Telefonaktiebolaget L M Ericsson Method and a device for supervising and testing majority voting
US5537583A (en) * 1994-10-11 1996-07-16 The Boeing Company Method and apparatus for a fault tolerant clock with dynamic reconfiguration
US5568097A (en) * 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip

Also Published As

Publication number Publication date
BR9809962A (en) 2000-08-01
US6247160B1 (en) 2001-06-12
DE69816818D1 (en) 2003-09-04
AU8043698A (en) 1998-12-21
KR20010013491A (en) 2001-02-26
WO1998055923A2 (en) 1998-12-10
CN1097775C (en) 2003-01-01
SE9702176L (en) 1998-12-07
US6253348B1 (en) 2001-06-26
EP0986785A2 (en) 2000-03-22
DE69816818T2 (en) 2004-02-26
EP0986785B1 (en) 2003-07-30
SE9702176D0 (en) 1997-06-06
JP2002503371A (en) 2002-01-29
CN1259213A (en) 2000-07-05

Similar Documents

Publication Publication Date Title
WO1998055923A3 (en) A hardware design for majority voting, and testing and maintenance of majority voting
US4590549A (en) Control system primarily responsive to signals from digital computers
JP4801180B2 (en) Multichannel analog input / output circuit failure diagnosis apparatus and failure diagnosis method
US5144230A (en) Method and system for testing integrated circuits by cycle stealing
AU2008277777A1 (en) Method for monitoring a lift system
KR102147610B1 (en) Water and sewage supervisory control and data acquisition monitoring apparatus having self disgnosis and self recovery functions
US6314350B1 (en) Methods and apparatus for generating maintenance messages
EP0642080A2 (en) Clock selection control device
US8965735B2 (en) Signal processing device
US6650950B2 (en) Method for monitoring an output unit
SU1691819A1 (en) Radioelectronic installations diagnostic device
JP2007067801A (en) Switching control system and control unit applied thereto
SU960826A1 (en) Digital unit checking device
RU1798785C (en) Device for testing multiplexer
SU744847A1 (en) System for centralized automatic control of electric power system
JPH09292928A (en) Clock signal source monitoring device
SU828432A1 (en) Device for automatic switching of telegraphic communication channels
JP2890611B2 (en) Switching circuit
KR940008240Y1 (en) Malfunction diagnostic device in multiplexer
JPH04137834A (en) Self-monitor equipment for standby circuit
JPH06252901A (en) Transmission line switching controller
JPS62126444A (en) Failure diagnosing system
JPH03192892A (en) Switching control circuit
Goodman et al. Loran–C Replacement Equipment (LRE)
JPH05205900A (en) Electron accelerator for medical use

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98805871.5

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM GW HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM GW HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1998928701

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 1999 502228

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1019997011497

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1998928701

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA

WWP Wipo information: published in national office

Ref document number: 1019997011497

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1998928701

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 1019997011497

Country of ref document: KR