WO1999013587A8 - A high speed cache management unit for use in a bridge/router - Google Patents

A high speed cache management unit for use in a bridge/router

Info

Publication number
WO1999013587A8
WO1999013587A8 PCT/US1998/018700 US9818700W WO9913587A8 WO 1999013587 A8 WO1999013587 A8 WO 1999013587A8 US 9818700 W US9818700 W US 9818700W WO 9913587 A8 WO9913587 A8 WO 9913587A8
Authority
WO
WIPO (PCT)
Prior art keywords
cache
address
bridge
high speed
cache management
Prior art date
Application number
PCT/US1998/018700
Other languages
French (fr)
Other versions
WO1999013587A1 (en
WO1999013587B1 (en
Inventor
Christopher P Lawler
Shannon Q Hill
David Lipschutz
Thomas A Radogna
John A Flanders
Robert M France
Seters Stephen L Van
Original Assignee
3Com Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25454591&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO1999013587(A8) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 3Com Corp filed Critical 3Com Corp
Publication of WO1999013587A1 publication Critical patent/WO1999013587A1/en
Publication of WO1999013587B1 publication Critical patent/WO1999013587B1/en
Publication of WO1999013587A8 publication Critical patent/WO1999013587A8/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
    • H04L49/309—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/66—Arrangements for connecting between networks having differing types of switching systems, e.g. gateways
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly

Abstract

A method and cache management for a bridge or bridge/router providing high speed, flexible address cache management. The unit maintains a network address cache (28) and an age table (130), searches the cache (28) for layer 2 and layer 3 addresses from received frame headers, and returns address search results. The unit includes an interface (102) permitting processor manipulation of the cache (28) and age table (130), and supports a 4-way set associative cache to store the network addresses. A cyclic redundancy code for each address to be looked up in the cache (28) is used as an index into the cache. If a cache thrash rate exceeds a predetermined threshold, CRC table values can be rewritten. Four time-sliced cache lookup units (120) are provided, each consisting of a cache lookup controller (118) for comparing a received network address to an address retrieved from an identified cache set.
PCT/US1998/018700 1997-09-11 1998-09-09 A high speed cache management unit for use in a bridge/router WO1999013587A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/927,336 US5978951A (en) 1997-09-11 1997-09-11 High speed cache management unit for use in a bridge/router
US08/927,336 1997-09-11

Publications (3)

Publication Number Publication Date
WO1999013587A1 WO1999013587A1 (en) 1999-03-18
WO1999013587B1 WO1999013587B1 (en) 1999-05-27
WO1999013587A8 true WO1999013587A8 (en) 1999-07-22

Family

ID=25454591

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/018700 WO1999013587A1 (en) 1997-09-11 1998-09-09 A high speed cache management unit for use in a bridge/router

Country Status (2)

Country Link
US (1) US5978951A (en)
WO (1) WO1999013587A1 (en)

Families Citing this family (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6151297A (en) * 1997-07-08 2000-11-21 Hewlett-Packard Company Method and system for link level server/switch trunking
JP2985844B2 (en) * 1997-09-08 1999-12-06 日本電気株式会社 ATM receiver
US6363077B1 (en) * 1998-02-13 2002-03-26 Broadcom Corporation Load balancing in link aggregation and trunking
US6401171B1 (en) * 1998-02-27 2002-06-04 Cisco Technology, Inc. Method and device for storing an IP header in a cache memory of a network node
JPH11261649A (en) * 1998-03-12 1999-09-24 Hitachi Ltd Data processor and router bridge adopting the same
GB9810843D0 (en) * 1998-05-21 1998-07-22 3Com Technologies Ltd Method for storing data in network devices
US6182193B1 (en) * 1998-05-28 2001-01-30 3Com Corporation Caching system using cache indexes for call group data of call requests in ATM network devices
US6195703B1 (en) 1998-06-24 2001-02-27 Emc Corporation Dynamic routing for performance partitioning in a data processing network
US6438595B1 (en) 1998-06-24 2002-08-20 Emc Corporation Load balancing using directory services in a data processing system
US6604136B1 (en) 1998-06-27 2003-08-05 Intel Corporation Application programming interfaces and methods enabling a host to interface with a network processor
US6603768B1 (en) 1998-06-27 2003-08-05 Intel Corporation Multi-protocol conversion assistance method and system for a network accelerator
US6657959B1 (en) 1998-06-27 2003-12-02 Intel Corporation Systems and methods for implementing ABR with guaranteed MCR
US6724767B1 (en) * 1998-06-27 2004-04-20 Intel Corporation Two-dimensional queuing/de-queuing methods and systems for implementing the same
US6311212B1 (en) * 1998-06-27 2001-10-30 Intel Corporation Systems and methods for on-chip storage of virtual connection descriptors
US6728249B2 (en) * 1998-06-27 2004-04-27 Intel Corporation System and method for performing cut-through forwarding in an ATM network supporting LAN emulation
US6735773B1 (en) 1998-06-27 2004-05-11 Intel Corporation Method and apparatus for issuing commands to a network processor configured to provide a plurality of APIs
US6421711B1 (en) * 1998-06-29 2002-07-16 Emc Corporation Virtual ports for data transferring of a data storage system
US6260120B1 (en) 1998-06-29 2001-07-10 Emc Corporation Storage mapping and partitioning among multiple host processors in the presence of login state changes and host controller replacement
US6266705B1 (en) * 1998-09-29 2001-07-24 Cisco Systems, Inc. Look up mechanism and associated hash table for a network switch
US6282536B1 (en) 1998-12-17 2001-08-28 Apple Computer, Inc. System and method for interfacing index based and iterator based application programming interfaces
US6453357B1 (en) * 1999-01-07 2002-09-17 Cisco Technology, Inc. Method and system for processing fragments and their out-of-order delivery during address translation
US6888797B1 (en) * 1999-05-05 2005-05-03 Lucent Technologies Inc. Hashing-based network load balancing
SE9902266L (en) * 1999-06-16 2000-10-23 Ericsson Telefon Ab L M Device and method of a switched telecommunication system
KR100450942B1 (en) 1999-11-22 2004-10-02 삼성전자주식회사 Address search apparatus and method in ethernet switch
US6950434B1 (en) * 1999-12-07 2005-09-27 Advanced Micro Devices, Inc. Arrangement for searching packet policies using multi-key hash searches in a network switch
US6985964B1 (en) * 1999-12-22 2006-01-10 Cisco Technology, Inc. Network processor system including a central processor and at least one peripheral processor
US6850516B2 (en) * 2000-03-02 2005-02-01 Agere Systems Inc. Virtual reassembly system and method of operation thereof
US7000034B2 (en) * 2000-03-02 2006-02-14 Agere Systems Inc. Function interface system and method of processing issued functions between co-processors
US6529897B1 (en) 2000-03-31 2003-03-04 International Business Machines Corporation Method and system for testing filter rules using caching and a tree structure
US6738376B1 (en) 2000-04-07 2004-05-18 International Business Machines Corporation Method and system for managing multicast traffic
US6928162B1 (en) * 2000-04-07 2005-08-09 International Business Machines Corporation Method and system for manipulating and telescoping a hash function
DE60143600D1 (en) * 2000-06-09 2011-01-20 Broadcom Corp Flexible protocol header for network switch
US6938039B1 (en) 2000-06-30 2005-08-30 Emc Corporation Concurrent file across at a target file server during migration of file systems between file servers using a network file system access protocol
US6870849B1 (en) * 2000-07-06 2005-03-22 Ross W. Callon Apparatus and method for efficient hashing in networks
US6980549B1 (en) * 2000-09-01 2005-12-27 Avaya Technology Corp. Policy enforcing switch
US6823336B1 (en) 2000-09-26 2004-11-23 Emc Corporation Data storage system and method for uninterrupted read-only access to a consistent dataset by one host processor concurrent with read-write access by another host processor
US7032035B2 (en) * 2000-12-08 2006-04-18 Intel Corporation Method and apparatus for improving transmission performance by caching frequently-used packet headers
US6792507B2 (en) 2000-12-14 2004-09-14 Maxxan Systems, Inc. Caching system and method for a network storage system
US8520679B1 (en) * 2001-01-24 2013-08-27 Advanced Medical Devices, Inc. Trunking distribution systems and methods
US7080135B1 (en) * 2001-01-24 2006-07-18 Advanced Micro Devices, Inc. Systems and methods for accessing an address table of a network device
US20020138648A1 (en) * 2001-02-16 2002-09-26 Kuang-Chih Liu Hash compensation architecture and method for network address lookup
US7131123B2 (en) * 2001-04-30 2006-10-31 Opsware Inc. Automated provisioning of computing networks using a network database model
US8041814B2 (en) * 2001-06-28 2011-10-18 International Business Machines Corporation Method, system and computer program product for hierarchical load balancing
US7085846B2 (en) 2001-12-31 2006-08-01 Maxxan Systems, Incorporated Buffer to buffer credit flow control for computer network
US7145914B2 (en) 2001-12-31 2006-12-05 Maxxan Systems, Incorporated System and method for controlling data paths of a network processor subsystem
US7062592B2 (en) * 2002-03-25 2006-06-13 Intel Corporation Selecting a queue for service in a queuing system
US20030229844A1 (en) * 2002-03-25 2003-12-11 Akash Bansal Graceful degradation of serial channels
US7295561B1 (en) 2002-04-05 2007-11-13 Ciphermax, Inc. Fibre channel implementation using network processors
US7307995B1 (en) 2002-04-05 2007-12-11 Ciphermax, Inc. System and method for linking a plurality of network switches
US7406038B1 (en) 2002-04-05 2008-07-29 Ciphermax, Incorporated System and method for expansion of computer network switching system without disruption thereof
US7379970B1 (en) 2002-04-05 2008-05-27 Ciphermax, Inc. Method and system for reduced distributed event handling in a network environment
US7277399B1 (en) * 2002-04-08 2007-10-02 Cisco Technology, Inc. Hardware-based route cache using prefix length
US7546364B2 (en) * 2002-05-16 2009-06-09 Emc Corporation Replication of remote copy data for internet protocol (IP) transmission
WO2004002081A1 (en) * 2002-06-21 2003-12-31 Thomson Licensing S.A. Routing engine for a broadcast router
US7362744B2 (en) * 2002-08-15 2008-04-22 International Business Machines Corporation Database management system and method of using it to transmit packets
WO2004105333A1 (en) * 2003-05-22 2004-12-02 Fujitsu Limited Safe virtual private network
US7697432B2 (en) * 2003-06-27 2010-04-13 Broadcom Corporation Equal and weighted cost multipath load balancing in a network device
US7080168B2 (en) * 2003-07-18 2006-07-18 Intel Corporation Maintaining aggregate data counts for flow controllable queues
US7324537B2 (en) * 2003-07-18 2008-01-29 Intel Corporation Switching device with asymmetric port speeds
US20050013251A1 (en) * 2003-07-18 2005-01-20 Hsuan-Wen Wang Flow control hub having scoreboard memory
US8285881B2 (en) * 2003-09-10 2012-10-09 Broadcom Corporation System and method for load balancing and fail over
JP2005124166A (en) * 2003-09-10 2005-05-12 Delta Networks Inc Qos based load-balance policy for wlan
US7474653B2 (en) * 2003-12-05 2009-01-06 Hewlett-Packard Development Company, L.P. Decision cache using multi-key lookup
US8161197B2 (en) * 2003-12-19 2012-04-17 Broadcom Corporation Method and system for efficient buffer management for layer 2 (L2) through layer 5 (L5) network interface controller applications
US7570654B2 (en) * 2003-12-22 2009-08-04 Intel Corporation Switching device utilizing requests indicating cumulative amount of data
US7623524B2 (en) * 2003-12-22 2009-11-24 Intel Corporation Scheduling system utilizing pointer perturbation mechanism to improve efficiency
US7324541B2 (en) * 2003-12-22 2008-01-29 Intel Corporation Switching device utilizing internal priority assignments
US20050169169A1 (en) * 2004-01-30 2005-08-04 Srinivas Gadde Determination of an endpoint association from a transport address
US20050207436A1 (en) * 2004-03-18 2005-09-22 Anujan Varma Switching device based on aggregation of packets
WO2005091540A1 (en) * 2004-03-19 2005-09-29 Novo Nordisk A/S A reduced size transmission data packet header format for a medical device
US8189590B1 (en) * 2004-06-04 2012-05-29 Juniper Networks, Inc. Cascaded load balancing
US7706302B2 (en) * 2004-09-14 2010-04-27 Alcatel Lucent Optimization of routing forwarding database in a network processor
JP2006324737A (en) * 2005-05-17 2006-11-30 Matsushita Electric Ind Co Ltd Communication system, packet processing apparatus, and packet processing method
US20080159145A1 (en) * 2006-12-29 2008-07-03 Raman Muthukrishnan Weighted bandwidth switching device
US7990867B1 (en) * 2007-05-03 2011-08-02 Xilinx, Inc. Pipeline for processing network packets
US7817657B1 (en) 2007-06-14 2010-10-19 Xilinx, Inc. Circuit for processing network packets
US8599845B2 (en) * 2010-04-07 2013-12-03 Fujitsu Limited Software-assisted VLAN aging timer scheme for distributed switching systems
US8908564B2 (en) * 2010-06-28 2014-12-09 Avaya Inc. Method for Media Access Control address learning and learning rate suppression
US9253276B2 (en) 2012-03-30 2016-02-02 Avago Technologies General Ip (Singapore) Pte. Ltd. Multi-protocol bridge with integrated performance accelerating cache
US9934177B2 (en) 2014-11-04 2018-04-03 Cavium, Inc. Methods and systems for accessing storage using a network interface card
US10116772B2 (en) * 2014-11-14 2018-10-30 Cavium, Inc. Network switching with co-resident data-plane and network interface controllers
US9952973B2 (en) 2015-10-29 2018-04-24 Western Digital Technologies, Inc. Reducing write-backs to memory by controlling the age of cache lines in lower level cache
CN107579916B (en) 2016-07-04 2021-03-23 新华三技术有限公司 Forwarding table entry access method and device
JP2018005667A (en) * 2016-07-05 2018-01-11 富士通株式会社 Cache information output program, cache information output method and information processing device
US20220180176A1 (en) * 2020-12-08 2022-06-09 Huawei Technologies Co., Ltd. System, method and apparatus for intelligent caching

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544347A (en) * 1990-09-24 1996-08-06 Emc Corporation Data storage system controlled remote data mirroring with respectively maintained data indices
US5469555A (en) * 1991-12-19 1995-11-21 Opti, Inc. Adaptive write-back method and apparatus wherein the cache system operates in a combination of write-back and write-through modes for a cache-based microprocessor system
US5640399A (en) * 1993-10-20 1997-06-17 Lsi Logic Corporation Single chip network router
US5708659A (en) * 1993-10-20 1998-01-13 Lsi Logic Corporation Method for hashing in a packet network switching system
US5598541A (en) * 1994-10-24 1997-01-28 Lsi Logic Corporation Node loop port communication interface super core for fibre channel
US5802278A (en) * 1995-05-10 1998-09-01 3Com Corporation Bridge/router architecture for high performance scalable networking

Also Published As

Publication number Publication date
WO1999013587A1 (en) 1999-03-18
US5978951A (en) 1999-11-02
WO1999013587B1 (en) 1999-05-27

Similar Documents

Publication Publication Date Title
WO1999013587A8 (en) A high speed cache management unit for use in a bridge/router
WO1998021712A3 (en) Method and apparatus utilizing a region based page table walk bit
EP0813713B1 (en) Lookaside buffer for address translation in a computer system
EP2314027B1 (en) Switching table in an ethernet bridge
US6985483B2 (en) Methods and systems for fast packet forwarding
KR960002005A (en) Memory address space management method, memory address space management apparatus and computer system
US4774653A (en) Hybrid hardware/software method and apparatus for virtual memory address translation using primary and secondary translation buffers
CA2021272A1 (en) Associative map with least recently used (lru) replacement
JPH0749812A (en) Memory address controller using hash address tag in page table
WO2000051298B1 (en) Network router search engine using compressed tree forwarding table
EP1426878A3 (en) Algorithm for tree traversals using left links
WO2001047168A3 (en) High speed mac address search engine
CA2237161A1 (en) Storage and retrieval of ordered sets of keys in a compact 0-complete tree
WO1998041922A1 (en) Accelerated hierarchical address filtering and translation
GB2377298A (en) Method for controlling cache system comprising direct-mapped cache and fully-associative buffer
TW371333B (en) CAM accelerated buffer management
WO1999024898A3 (en) Distributed database access via virtual environment browser
WO2003052577A3 (en) Cache storage system and method
Kaxiras et al. IPStash: a set-associative memory approach for efficient IP-lookup
CN107729053A (en) A kind of method for realizing cache tables
CA2034709A1 (en) System for controlling an internally-installed cache memory
WO2001022667A1 (en) Method and system for efficient routing table compression and fast routing lookups
WO2000079362A3 (en) Distributed virtual web cache implemented entirely in software
EP0058846A2 (en) Multiprocessing system with variably shared paging storage
JPH02205953A (en) Address converter

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CA GB IL

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: B1

Designated state(s): CA GB IL

AL Designated countries for regional patents

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: C1

Designated state(s): CA GB IL

AL Designated countries for regional patents

Kind code of ref document: C1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

CFP Corrected version of a pamphlet front page

Free format text: REVISED ABSTRACT RECEIVED BY THE INTERNATIONAL BUREAU AFTER COMPLETION OF THE TECHNICAL PREPARATIONS FOR INTERNATIONAL PUBLICATION

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA