WO1999023754A1 - Digital modulation employing single sideband with suppressed carrier - Google Patents

Digital modulation employing single sideband with suppressed carrier Download PDF

Info

Publication number
WO1999023754A1
WO1999023754A1 PCT/US1998/023140 US9823140W WO9923754A1 WO 1999023754 A1 WO1999023754 A1 WO 1999023754A1 US 9823140 W US9823140 W US 9823140W WO 9923754 A1 WO9923754 A1 WO 9923754A1
Authority
WO
WIPO (PCT)
Prior art keywords
subset
frequency
signal
time segments
bit
Prior art date
Application number
PCT/US1998/023140
Other languages
French (fr)
Inventor
Harold Walker
Original Assignee
Harold Walker
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to HU0101472A priority Critical patent/HUP0101472A3/en
Application filed by Harold Walker filed Critical Harold Walker
Priority to KR1020007004828A priority patent/KR20010031763A/en
Priority to JP2000519505A priority patent/JP2001522186A/en
Priority to CA002308064A priority patent/CA2308064A1/en
Priority to AU12935/99A priority patent/AU1293599A/en
Priority to IL13591798A priority patent/IL135917A0/en
Priority to EP98956404A priority patent/EP1027768A1/en
Priority to BR9816143-1A priority patent/BR9816143A/en
Publication of WO1999023754A1 publication Critical patent/WO1999023754A1/en
Priority to NO20002329A priority patent/NO20002329L/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00Conversion of the form of the representation of individual digits
    • H03M5/02Conversion to or from representation by pulses
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/493Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems by transition coding, i.e. the time-position or direction of a transition being encoded before transmission
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00Conversion of the form of the representation of individual digits
    • H03M5/02Conversion to or from representation by pulses
    • H03M5/04Conversion to or from representation by pulses the pulses having two levels
    • H03M5/06Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
    • H03M5/08Code representation by pulse width
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00Conversion of the form of the representation of individual digits
    • H03M5/02Conversion to or from representation by pulses
    • H03M5/04Conversion to or from representation by pulses the pulses having two levels
    • H03M5/06Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
    • H03M5/12Biphase level code, e.g. split phase code, Manchester code; Biphase space or mark code, e.g. double frequency code
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/02Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20Modulator circuits; Transmitter circuits
    • H04L27/2003Modulator circuits; Transmitter circuits for continuous phase modulation
    • H04L27/2021Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change per symbol period is not constrained
    • H04L27/2025Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change per symbol period is not constrained in which the phase changes in a piecewise linear manner within each symbol period

Definitions

  • the field of endeavor of the invention is an apparatus and method for digital, single sideband, transmissions that does not generate or employ a carrier frequency.
  • VPSK Variable Phase Shift Keying
  • VMSK Very Minimum Shift Keying
  • Single sideband digital modulation which involves baseband encoding, a carrier and filtering to remove the unwanted sideband, are unnecessarily complex.
  • the invention is an encoding method for digital baseband signals comprising the steps of dividing a data bit interval having a bit center into at least two time apertures. Each time aperture in turn is divided into one or more time segments. In the illustrated embodiment there are only two apertures, and the data bit interval is divided into 13 segments of which the first 6 are in the first aperture and the last 7 are in the second aperture. The center of the data bit interval falls exactly between the 6 th and 7 th segments.
  • a first subset of the plurality of time segments in a first one of the apertures is selected. The first subset of the plurality of time segments ends prior to the bit center.
  • a second subset of the plurality of time segments in a second one of the apertures is selected from the remaining plurality of time segments. The second subset of the plurality of time segments ends after the bit center.
  • the digital baseband signals is encoded to correspond to the first and second subset of time segments. This method is defined in this specification as "aperture coding”.
  • the method further comprises the step of changing the polarity of said digital baseband signals responsive to the starting time of the data bit interval. then encoding a polarity reversal associated with the data bit based upon time duration of the first and second subset of time segments.
  • the first and second subset of time segments have relative durations representative of digital ones and zeros associated with the digital baseband signal.
  • the digital baseband signal has a rising edge and falling edge.
  • the method comprises using the rising edge as a clock timing to denote the leading edge of the data bit interval. The falling edge is then timed to occur as at a time which is determined depending on whether the digital baseband signal is to be understood as a digital one or zero.
  • a second embodiment the role played by the rising and falling edges are reversed.
  • the method comprises the steps of using the falling edge as a clock timing to denote the leading edge of the data bit interval.
  • the rising edge is then timed to occur as at a time which is determined depending on whether digital baseband signal is to be understood as a digital one or zero.
  • a sum of the time durations of the first and second time subsets equals the sum of the time durations of all of the plurality of time segments in the two apertures of which, in the illustrated embodiment, the first 6.5 segments are in the first aperture and the last 6.5 in the second aperture.
  • the first and second subsets of time segments are converted to first and second frequencies generated by a frequency shift means or by a direct digital synthesizer, which produces a modulation index which is less than approximately 0.1.
  • This frequency conversion alters the nature of the modulated signal from that of a carrier plus two sidebands which would normally occur in frequency modulated signals to that of a narrow biphase single sideband alone.
  • a third frequency corresponding to a third subset of time segments is obtained by dividing the data bit interval by two, that is by doubling the number of segments in the data bit interval of the digital baseband signal so that there are three times at which a transition can occur for the digital baseband signal.
  • the data bit interval was divided into 13 time segments with a transition at the 6 th and 7 th segments denoting a 1 or
  • the data bit interval is divided into 26 time segments with a transition at the 12 th and 14 th segments denoting a 1 or 0 and a transition at the 13 th segment denoting a repeat of the value of the preceding bit.
  • these time or phase transition events can be converted and expressed as three different frequencies.
  • the invention is also a digital data transmission method comprising the steps of aperture encoding a digital baseband signal in the which the aperture coding comprises the steps of dividing a data bit interval having a bit center into a plurality of time segments.
  • a first subset of the plurality of time segments is selected. Each of the first subset ends prior to the bit center.
  • a second subset of the plurality of time segments is selected and they are comprised of all remaining ones of the plurality of time segments not included in the first subset of time segments. Each of the second subset ends after the bit center.
  • a signal to be transmitted is phase or frequency modulated using the aperture coded digital data.
  • the phase or frequency shift modulated signal is then transmitted.
  • the transmission may be either at baseband over wire or fiber, or at radio frequencies in which the aperture coded digital data is used to modulate a carrier frequency.
  • the method further comprises superimposing additional information other than data upon the modulated transmitted signal using low level amplitude modulation.
  • the transmitted aperture coded digital data is a single sideband signal with a suppressed carrier.
  • the sideband is located at a frequency equal to the suppressed carrier, but is offset positively or negatively from the carrier by not more than the data rate or in a second embodiment by not more than one half of the data rate.
  • the suppressed carrier can be a multiple of the data rate.
  • the method further comprises receiving and decoding the phase or frequency modulated transmitted signal with a narrow bandwidth crystal filter, and a sample and hold or correlator circuitry.
  • the method further comprises receiving and decoding the phase or frequency modulated transmitted signal by differentiating and Manchester decoding the transmitted signal. In yet another embodiment the method further comprises receiving and decoding the phase or frequency modulated transmitted signal by detecting peaks of the transmitted signal as the aperture coded digital data.
  • the phase or frequency modulated transmitted signal is transmitted without any coherent carrier frequency so that transmission is insensitive to Doppler frequency offsets when transmitting by means of a relay or satellite.
  • the invention is also defined as an apparatus comprising an encoder for aperture coding a source signal, a transmitter for transmitting the aperture coded source signal, a receiver for detecting and receiving the aperture coded source signal, and a decoder for decoding the aperture coded source signal.
  • the aperture encoder and transmitter are in one unit at one location and there is one or more receivers and decoders at one or more other locations in other units.
  • the aperture coding comprises the steps of dividing a data bit. having a bit center, into a plurality of time segments, and selecting a first subset of time segments from the plurality of time segments. Each of the first subset of time segments end close to the bit center. A second subset of time segments is selected from the remaining plurality of time segments. Each of the second subset of time segments start after the first subset of time segments. The duration of the first and second subsets of time segments depend upon whether the source signal is a digital one or zero.
  • the encoded digital baseband signal has two polarities.
  • the encoded digital baseband signal comprises changing the polarity of the encoded digital baseband signal responsive to the starting time of the input data bit, then holding that polarity for the duration of the first subset of time segments, and then reversing the polarity of the digital baseband signal for the duration of the second subset of time segments.
  • Fig. 1 is a diagram of the aperture code for a single bit interval.
  • Fig. 2a is a graph of the frequency spectrum of an aperture coded signal according to Fig. 1 shown at baseband or as a single sideband located above the carrier.
  • Fig. 2b is a graph of the frequency spectrum of an aperture coded signal according to Fig. 1 shown after narrow band filtering.
  • Figs. 3a - e shows encoding and decoding method for a baseband . . . . signal of the prior art.
  • Fig. 4 is a diagram which illustrates a single sideband signal, along with a reinserted carrier f c , as generated by a direct digital synthesizer or a numerically controlled oscillator..
  • Fig. 5 is a block diagram of a detector circuit utilizing a ringing coil method of carrier recovery..
  • Fig. 6 is a block diagram of an RF modulator applicable to the present invention.
  • Fig. 7 is a block diagram of a logic circuit using an alternate method to generate two frequencies in a direct digital synthesizer.
  • Fig. 8 is a timing diagram of a signal from a quadrature or similar detector which has an "Eye Pattern.”
  • Fig. 9 is a diagram of the prior art VPSK encoding method of a bit interval referred to as slip coding.
  • Fig. 10 is a block circuit diagram of a device for dividing the aperture code by two to yield a three time difference code, which can be converted into three frequencies using a device such as illustrated in Fig. 16.
  • Fig. 11 is a block circuit diagram of a decoder usable with a second embodiment of the invention.
  • Fig. 12 is a block circuit diagram of a decoder for a Manchester code usable with the present invention.
  • Fig. 13 is a diagram which illustrates an alternate method of detection which comprises the use of peak detectors and an R/S flip/flop.
  • Fig. 14 is a phasor plot for a detector usable with the two- and three- time-signal methodologies of the invention for the timing diagrams shown in Fig. 8 and Figs. 15a - 15g.
  • Figs. 15a - 15h are a timing diagrams for three bit patterns using a three phase encoding which shows the number of phase changes to go from 1 to 0, or 0 to -1.
  • Fig. 16 is a block circuit diagram of an encoder circuit used to program a direct digital synthesizer to utilize three frequencies in Figs. 15a - 15g.
  • Fig. 17 is a block circuit diagram of a detector usable according to the phasor diagram of Fig. 14.
  • a method for transmitting "biphase" encoded digital signals includes the steps of defining time apertures over the data bit interval and dividing the aperture into a plurality of segments. A first segment is selected from the plurality of segments of the aperture, dependent upon whether the bit is a digital one or zero. A second segment is selected from the plurality of segments of the aperture, so as to take up the remaining aperture of the data bit interval. An encoded signal having phase transitions or frequency components corresponding to the first and second segments of said data bit interval is transmitted. A narrow spectrum results containing no low frequency components. The spectrum is separated from 0 Hz by an amount equal to the data rate or in another embodiment by 1 the data rate. The transmitted bandwidth is much narrower or higher in terms of bandwidth efficiency in bits/second/Hz, than currently employed methods.
  • the invention has broad utility in radio, microwave, and satellite applications.
  • the encoding method of the invention generates a digital baseband signal derived from a multiplicity of input data bits.
  • Each input data bit is characterized by a temporal data bit length, a temporal bit center and a temporal state indicative of a logical 1 or 0.
  • the encoding method comprises the steps of receiving one of the multiplicity of input data bits, and generating an encoded digital baseband signal characterized by a temporal state indicative of a logical state, which encoded digital baseband signal changes its temporal state according to whether the one input data bit changes its temporal state at a time prior to or after the temporal bit center.
  • a single sideband with this coding is generated independently by digital synthesis and is transmitted over wire lines or radio frequency channels for detection by a detector circuit. Detection does not require the re-insertion of the carrier.
  • the characteristics of the sideband alone are reproducible by direct digital synthesis. Although the signal can be detected by normal means, that is by reconstructing a carrier and reinserting it in the detector to recover the encoded baseband signal, this is not necessary. There is sufficient information in the sideband alone to be detected without a carrier.
  • phase modulation is discussed in the illustrated embodiment, time, frequency and phase are interchangeable, namely
  • T ⁇ /(2 ⁇ ⁇ f) where T is the time period, ⁇ the phase difference, and ⁇ f the frequency difference in the signals.
  • the present invention encodes the data into a "biphase" format, which has a spectrum located above and below the carrier by the bit rate, or above zero Hz at baseband.
  • This type of encoding method which has been generally named "Aperture Coding", is specifically shown in the case of the invention in Fig. 1.
  • the coding method of the invention when used at baseband has a code width of one bit length.
  • the first half aperture 10 of the bit interval 12 has a specific time duration or length, namely 6/13 of the total bit width in the case where the bit is divided into 13 segments.
  • a decoding circuit on detecting a time of duration 14 (the 6 th segment of the 13 segments) will automatically designate this bit as a digital one. If the time duration is stretched to cover 7/13 of the bit interval, duration 16, it will be decoded as a zero.
  • the zero crossing fits into the left half bit aperture 10 if it is a one and into the right half bit aperture 18 if it is a zero.
  • bit width 12 it is not necessary to divide bit width 12 into 13 parts. Any pair of apertures can be substituted, for example a first aperture of 11/23 of width 12 and a second aperture of 12/23 can also be used. Smaller apertures can also be used for decoding. For example, bit interval 12 can be divided into 13 small apertures with the zero crossing having to fit specifically into a 6/13 or 7/13 aperture period instead of the larger first half/second half apertures.
  • This waveform is actually the data clock waveform with a phase distortion at the center.
  • the waveform can be defined by a Fourier series having a base frequency equal the bit rate plus odd harmonics and a varying low frequency amplitude A 0 component depending on the data pattern.
  • An encoder circuit for generating the aperture codes of Fig. 1 at baseband is shown in block diagram in Fig. 10.
  • An oscillator 20 operating at 13 times the bit rate is used to clock two divide-by-13 counters 22 and 24.
  • Counter 22 provides a clocking signal, DATA CLOCK, for the incoming data on input 26 to clock a flip flop 28 which is set to automatically reset at the end of each bit interval, resulting in a very narrow spike or one shot output on output 30.
  • the automatic reset is delayed by the delay time required for the clock signal to pass through flip flop 28 and results in a very narrow spike or one shot on output 30, which is the signal, RESET, after each positive incoming clock voltage transition. RESET resets the counter 24 and in a first embodiment clears JK flip flop 32.
  • Counter 24 has two outputs 34 and 36. Output 34 provides a 6 count and output 36 provides a 7 count. Data, DATA IN, on input 38 is added to the 6 or 7 signal from outputs 34 and 36 respectively in NAND gates 40 and 42 respectively. DATA IN is coupled to NAND gate 42 and DATA IN is inverted by inverter 44 and coupled to NAND gate 40. The outputs of NAND gates 40 and 42 are coupled to the inputs of OR gate 46. The output of OR gate 46 is coupled to the clock input of flip-flop 32. If DATA IN is a one, JK flip flop 32 is set via gates 42 and 46 after a 6 count. If it is a zero, JK flip flop 32 is set after a 7 count via gates 40 and 46.
  • the encoded data is available in complementary form on outputs 48 and 50 of flip-flop 32 as shown in timing lines 49 and 51 respectively.
  • Information encoded in this manner on outputs 48 and 50 can be used to modulate an RF carrier, or it can be used as a baseband signal for transmission over wire lines. In the latter case, the clock is recovered from the rising edge of the signal and the data from the falling edge.
  • the transmission signal consists of a carrier with two sidebands, an upper and a lower sideband, only one of which needs to be transmitted.
  • the sideband has the appearance shown in Fig. 2a.
  • the signal When used at baseband, the signal can be limited to remove any AM components, such as noise from the phase modulated signal. It is thus possible to superimpose a low level, low frequency, AM signal for control or other purposes on top of the phase modulated data signal.
  • the data rate for the phase modulated signal is generally much higher than that of the AM signal so that the sampling rate eliminates almost all of the phase changes that would be introduced by any such AM modulation.
  • the frequency spectrums shown in Figs. 2a and 2b consists of a central spike frequency 52 at the data rate f b plus the Fourier amplitude products shown as a form of frequency or phase noise at a relatively low level. If the data rate is a submultiple of the modulated carrier, the carrier can be restored from the single sideband frequency by detecting the single frequency spike, dividing it down, then multiplying it back up by the carrier/data rate multiple.
  • This embodiment of the method uses a coil ringing at 13 times the bit rate assuming a 6,7 (13) code is used as described in Fig. 1.
  • the coil is caused to ring by one shot multivibrator spikes obtained from the zero crossings.
  • the RF frequency must be a multiple of the data rate and the ringing frequency.
  • the circuit using the ring coil method is described below in connection with Fig. 5.
  • the use of the two frequencies of the invention can be compared to the two frequencies used for prior art Gaussian Minimum Shift Keying (GMSK ) in that they result in a phase or frequency modulated signal.
  • GMSK Gaussian Minimum Shift Keying
  • the frequencies are ⁇ 1/4 the data rate.
  • the resulting GMSK spectrum results in a central frequency spike similar to that shown in Figs. 2a and 2b bit has two sidebands at 0.24 times the peak level.
  • the modulation index in FM/PM terms is 0.5.
  • GMSK can be created by filtering the data input, the modulator output, or by means of a digital synthesizer.
  • GMSK is a double sideband method which does not have a suppressed carrier.
  • Alternate methods of generating GMSK are FM, PM or FSK (frequency shift keying).
  • a modulation index of 0.5 is essential to GMSK operation. In the present method by contrast, the frequency shift or deviation used is much lower than that used for GMSK.
  • a modulation index between approximately 0.04 and approximately 0.1 is being used in practice. It has been noted that when GMSK is derived using FM, the sidebands are Bessel products, while using FSK generates Fourier products. The significance of this relates to the distribution of the information bearing energy between the carrier and sidebands. This is not be obvious without careful study.
  • the sidebands appear as expected at the carrier frequency plus or minus the modulation frequency, f m . It has been noted however that when the modulation index is further reduced, the Bessel products disappear and the remaining signal consists of the central frequency which is now f c + f m with Fourier products at a level about - 40 dB below this central frequency. Thus only 1 ten thousandth of the energy lies in the Fourier products. This synthesized signal can be further filtered to remove these Fourier amplitude products leaving only the central spike shown in Fig. 2b plus or minus a small deviation frequency or phase.
  • Fig. 3a shows the baseband signal as generated by the aperture code. The information is centered a 1.0 bit data rate from the zero frequency.
  • the signal of Fig. 3a can be used to modulate a carrier resulting in the spectrum seen in Fig. 3b, where two sidebands are created on each side of the carrier frequency, f c .
  • the signal is then transmitted as a single sideband signal at f c + data bit rate with a suppressed carrier as shown in Fig. 3c.
  • a coherent carrier, f c is reinserted resulting in the restoration of the original baseband signal as shown in Fig. 3d and Fig. 3e.
  • Figs. 3a - 3e The methods of Figs. 3a - 3e are unnecessarily complex.
  • a direct digital synthesizer as described above, with two frequencies replacing the two time periods of the aperture coding, the signal as generated is that shown in Fig. 3c.
  • No carrier was ever used or needed, but detection can employ a reinserted phantom carrier with the results shown in Fig. 3d and Fig. 3e.
  • the single sideband signal as generated by the direct digital synthesizer or numerically controlled oscillator is diagrammatically shown in Fig. 4, along with a reinserted carrier f c which sets the bit width 56.
  • the resulting beat or difference frequency f, + f 2 or f, - f 2 has negative going zero crossings to the right or left of the bit width center 54 as shown in Fig., 4.
  • the aperture coding pattern of Fig. 1 can be reconstructed.
  • Fig. 5 is a block diagram of a detector circuit utilizing a ringing coil method of carrier recovery.
  • the two frequency input data is provided on input 62 to detector 60.
  • An oscillator 58 operating at an intermediate frequency is used with coherent detector 60 to obtain a detected waveform as shown in Fig. 4.
  • the detected waveform is squared in a limiting amplifier 64 which is coupled to a bidirectional one shot circuit 66 which in turn is coupled to a ringing coil 68 that obtains energy from one shot circuit 66 to ring at a frequency equal to the number of apertures in the code times the data rate.
  • the aperture number is defined as the segment number of the aperture in the 6, 7 (13) coding in which the zero crossing occurs.
  • AFC automatic frequency control
  • Decoder 70 is able to detect early and late crossings that indicate a zero or one.
  • Digital data is output at output 74.
  • the data input signal from ring coil 68 is input on line 76 to detector 70 as shown in Figs. 5 is the basic Fourier sequence of a two frequency signal indicative of the digital data based on the aperture coding.
  • a suitable decoder 70 is shown in the block diagram of Fig. 11. The decoder can be used at baseband or RF for aperture coding. At baseband the two-frequency signal is coupled to inverter 82. The same circuit can be used at RF by inputting the signal at 76 and going through the mixer 78 to get the baseband signal. In this case the carrier restoration circuits previously discussed must be used to make the oscillator coherent to the incoming signal. In the case of RF aperture coding the data is mixed in mixer 78 with a beat or carrier frequency from oscillator 80.
  • An oscillator 80 provides a clock frequency which can be several parts per million off from the actual data rate.
  • the beat frequency output is coupled through inverter 82 to the clock input of flip-flop 84, and inverted through inverter 86 and coupled to the clock input of flip-flop 88.
  • the signal is inverted in the inverter 86 and causes spikes on the reverse swing of the incoming data.
  • the incoming baseband signal supplied to inverter 82 is amplified and squared to cause the spiking flip flop 84 to reset both divider 83 and the counter 90.
  • the Q output of flip-flop 84 is coupled to counter 90 which as a 6 count output 92 and a 7 count output 94.
  • 6 count output 92 is coupled to one input of AND gate 96 and a 7 count output 94 is coupled to one input of AND gate 98.
  • the other input of AND gates 96 and 98 is coupled to the Q output of flip-flop 88 which functions as a timing or enable signal for gates 96 and 98.
  • Gates 96 and 98 are activated by the 6 or 7 outputs 92 and 94 respectively of the counter 90 which then pass the received spike on the reverse swing of the incoming data to the RS flip-flop 104 to set it's output high or low prior to the mid point of the data clock.
  • Output 100 of AND gate 96 is coupled to the inverted clear input of flip-flop 104.
  • Output 102 of AND gate 98 is coupled to the inverted reset input of flip-flop 104.
  • Flip-flop 104 functions as a sample and hold circuit and thus signifies whether the detected frequency is a 1 or 0. If the output of RS flip flop 104 is high (having been set by a 6 count and pulse), the D input to the D flip flop108 will be high and a one will be clocked out. If the signal at the D input 106 is low, a zero will be clocked out. Output 106 is coupled to the D input of flip-flop 108 which is clocked by the output 110 of divide by N circuit 83 driven by beat oscillator 80. The Q output 74 of flip-flop 108 is the decoded digital data signal. A data clock for the receiving unit is available through the inverter 107 at point 109. Peak detection without differentiation, as shown in Fig. 13, can also be used. For baseband use, mixer 78 is omitted. For RF it is needed. Oscillator
  • the divide-by-N circuit is reset by the positive going spike from Fig. 1. This resetting automatically matches the clock to the signal so that no automatic frequency control is needed.
  • a ringing coil attached to the Q output of flip-flop 88 can be used to generate an AFC voltage in Fig. 5.
  • a reinserted carrier is not actually necessary. There is sufficient information in the central single sideband frequency spike alone to detect the signal with a quadrature, frequency, or phase detector utilizing a narrow band crystal as the phase discriminating element. Thus it is possible to go from the signal in Fig. 3c to Fig. 3e without ever using a carrier at the transmitter or receiver. Detectors capable of going from the signal in Fig. 3c to Fig. 3e without using a carrier are well known in the art and one used in combination with the invention is shown in block diagram in Fig. 17. XOR gate 228 has one input tied high and the other input 236 capacitively coupled to the incoming encoded signal.
  • the output of XOR gate 228 is resistively fed back to input 236 and coupled to one input 246 of XOR gate 230 and input 242 XOR gate 232.
  • Input 238 of XOR gate 230 is tied high.
  • the output 240 of XOR gate 230 is coupled to an LC tuned crystal 234 and thence to the other input 244 of XOR gate 232, whose RC coupled output 248 is the output shown in waveform 146 of Fig. 8.
  • Fig. 6 shows an RF modulator or encoder applicable to the present invention for generating a single sideband output signal without use of a carrier.
  • a high frequency oscillator 112 generates a clocking signal that is used by the synthesizers 114 and 116 to synthesize the sideband frequency.
  • Synthesizer 116 determines the clock rate for the incoming data which is coupled to encoder 118 one line 122.
  • Encoder 118 shown in Fig. 6 receives the incoming data on line 120 and converts it to the aperture code or a slip code as described in U.S. Patents 4,742,532 and 5,185,765.
  • Outputs 124 address a read only memory (ROM ) 126 that has outputs which program synthesizer 114 to determine what frequency it will synthesize.
  • the synthesized intermediate frequency is provided at the output 128 as the single sideband output. No carrier is present.
  • Synthesizer 116 has a control input 117,
  • LOADING CLOCK which serves to load a new code from ROM 126 so that direct digital synthesizer 116 outputs a new frequency or phase according to the ROM output.
  • FIG. 7 A simplified circuit is shown in the block diagram of Fig. 7 in which an alternative encoder circuit and method to that shown in Fig. 6 is used. Some digital synthesizers can be toggled between two frequency modes. If the synthesizer is preprogrammed by means of a controlling microprocessor or a ROM sequence, the circuit of Fig. 7 can be used.
  • the data clock to the data source is generated from oscillator 130 through divider 132 and is provided on line 134.
  • the data on line 142 is input to an XOR gate 136 causing synthesizer 138 to toggle at frequency, f,, or frequency, f 2 , according to whether the data bit is a one or zero.
  • XOR gate 136 causes polarity reversal in the middle of the bit interval according to the comparison between the clock polarity and the data polarity. If the data and clock polarities are alike, output 144 is low. If the data and clock polarities are different, output 144 goes high. A change from f, to f 2 or vice versa occurs at the center of the bit interval by toggling the synthesizer 138.
  • the circuit including synthesizer 114 may also be modified to operate in a toggled mode.
  • the detected signal from a quadrature detector or similar detector has an "Eye Pattern" as shown in Fig. 8. This is the pattern for a repeating CC hexadecimal sequence ( 1100110011 etc.).
  • a digital one is represented by frequency, f,, occurring first in the bit period 10 with frequency, f 2 , completing the last half bit period 18.
  • a digital zero has frequency, f 2 , for the first half of the bit period 10 and frequency, f, for the last half 18 as diagrammatically depicted in Fig. 8.
  • the rise or fall has double length or duration equal to a full bit interval. Repeated or consecutive 1 's or 0's have short durations of half bit intervals.
  • triangular waveshape 146 The time integral of the rise and fall is detected as a triangular waveshape 146 as shown in Fig. 8.
  • triangular waveshape 146 is differentiated to obtain a rectangular waveshape 148 that is identical to Manchester code. Rectangular waveshape 148 can then be decoded to obtain ones and zeros.
  • the detected result is in the form of a Manchester code, the spectrum employed is not that of Manchester coding at baseband. Manchester coding at baseband would extend from the bit rate f b down toward 0 Hz, while the spectrum of the present invention is f b plus or minus a small frequency variation.
  • a simple decoder for Manchester code applicable to the present invention is given in Fig. 12.
  • the Manchester code is input to D input 150 of flip-flop 152 and to the D input 154 of flip-flop 156.
  • a clock at two times the data rate is provided as the clock input 158 to flip-flops 156, 160 and 162.
  • the Q output 164 of flip-flop 162 is coupled through inverter 166 to the clock input 168 of flip flop 152.
  • the Q output 170 of flip-flop 156 is coupled to both the D input 172 of flip-flop 169 and to XOR gate 174.
  • the other input to XOR gate 174 is coupled to the Q output 176 of flip-flop 160.
  • the output 178 of XOR gate 174 is coupled to the clear input 180 of flip flop 162.
  • Output 164 presents the logically converted Manchester code 148 of Fig. 8 to the binary data output 182 of Fig. 8.
  • This circuit of Fig. 12 uses a clock at double the bit rate which is divided by 2 in the divider 162 to get the actual clock rate.
  • Manchester coded data from the quadrature detector is input to the D input 150 of the D flip flop 152.
  • a one or zero is output according to whether the first half of the bit is high or low.
  • a shift register is used to obtain a synchronizing pulse for the divide-by- two counter 162.
  • XOR gate 174 has a low output. If two half bits alike are different, the output of XOR gate 174 is high.
  • the divide-by-two counter 162 is reset each time the half bits are different to get the clock edge and data lined up, otherwise they could be off by one half cycle at the clock output 164.
  • An alternate method and apparatus for detection of the triangular waveform shown in Fig. 8 comprises peak detectors 184 and 186 and an R/S flip/flop 192 shown as a block diagram with the timing diagram of Fig. 13. Utilizing this alternative method there is no need for a differentiator and Manchester decoder.
  • a positive peak detector 184 and negative peak detector 186 are coupled to the triangular waveform input 146 of Fig. 8.
  • the outputs 188 and 190 of positive peak detector 184 and negative peak detector 186 are coupled respectively to the S and R inputs of an RS flip-flop 192.
  • a positive peak sets flip-flop 192 to generate a 1 on output 194 and a negative peaks resets output 194 of flip-flop 192 to a 0 to yield the output waveform 196 shown in Fig. 13.
  • a peak detector can be used as shown in Fig. 13. The peaks occur at the ends of data bits, hence the output is delayed one data bit respectively.
  • the baseband transmission frequency can be cut in half for a given data rate by using three phases or frequencies instead of two together with a sideband synthesizer according to the invention.
  • FIG. 10 shows how the aperture code is generated and then may optionally be divided by two to yield a three time difference code which can be converted into three frequencies.
  • the change from a two frequency to a three frequency code is obtained by the setting of the switch 202.
  • Switch 202 either couples ground or the reset output 30 of flip-flop 28 to the clear input of flip-flop 32.
  • the waveforms 51 and 49 in Fig. 10 are obtained on lines 50 and 48 respectively.
  • switch 202 is coupled to ground, reset is ignored and a phase change occurs whenever XOR gate 46 clocks flip-flop 32, which then divides by two, so that waveform 49' in Fig.
  • Waveform 49' has three Fourier frequencies which are 13/25, 13/26 and 13/27 times the bit rate.
  • the frequency 13/25 is assigned to 1
  • 13/26 is assigned to the center or hold-the-last-bit value
  • 13/27 is assigned to 0.
  • the total bandwidth indicated is 1/25 of the bit rate or has a bandwidth efficiency of 25 bits/sec/Hz.
  • the aperture code shown in Fig. 1 has three time points, T1 , T2, and a third T3 at the center of the bit which is halfway between T1 and T2.
  • the three aperture points 6, 6.5, and 7 become aperture points 12, 13, and 14, thus making it possible using the positive and negative swing, and peaks at aperture points 12 or 14 to determine polarity (1 or 0) plus a return to the center when a bit is repeated at aperture point 13.
  • the waveform as detected is shown in Figs. 15a - 15h for three examples.
  • the three phase coding is shown in Fig. 14 as including the rest or center point at 200 with the other two phase excursions being plus or minus ⁇ .
  • the three frequency code of the present invention thus resembles the previously patented "slip code", but the encode and decode algorithms differ. This three phase or three frequency method is covered above using the VPSK slip code as an encoding example.
  • Figs. 15a - 15h Three code sequences are shown in Figs. 15a - 15h.
  • Figs. 15a - 15h Three code sequences are shown in Figs. 15a - 15h.
  • frequencies of a 0.52 bit rate is 1
  • 0.48 of a bit rate is 0,
  • 0.50 of a bit rate is the center frequency corresponding to the time period 13/26.
  • Fig. 15g is the data clock.
  • Fig. 15h shows the three frequencies or phases as they are output from the direct digital synthesizer. This can also be the voltage levels used if the modulator is to be a phase or frequency modulator.
  • the upward level represents a one, the negative level a 0.
  • the center line is represents a "hold the last bit".
  • the waveform at Fig. 15h is seen at the phase modulator input and is also the detected output of a phase detector when no bandpass filter is used.
  • FIG. 15a and 15b An alternating 10101. . . pattern is shown in Figs. 15a and 15b.
  • a CC hexadecimal pattern, 11001100 . . . is shown in Figs. 15c and 15d, and a pattern where there are more than two bits of the same polarity in sequence is shown in Figs. 15e and 15f.
  • the data clock is shown in Fig. 15g.
  • the same detector circuitry used for the two frequency or phase method is applicable, but the baseband frequency is cut in half. There are no half bit width changes as shown in Fig. 8.
  • the decoded data pattern would be 1100110011- or a CC hexadecimal as in Fig. 8.
  • the bits repeat due to the delay between ones and zeros. Alternating ones and zeros without a gap (1010101) result in the pattern shown in Fig. 15a. A long string of ones is shown in Fig. 15e.
  • the R/S flip flop is set by the first one, and will remain at the one position until a negative peak is received.
  • Fig. 15c shows the signal of Fig. 15h after it has been changed shape by a bandpass filter.
  • a square wave input pulse passing through a narrow bandpass filter will change to a (sin x)/x pulse which closely resembles a half sine wave.
  • the rectangular wave of Fig. 15h has changed into the triangular wave of Fig. 15c.
  • a CC hexadecimal pattern is detected as shown in Fig. 15d.
  • Fig. 15a shows the integrated phase angle in sloping lines, ((sin x)/x) 2 pattern, which is then differentiated or peak detected to obtain the decoded output shown in Fig. 15b. After peak detection the output is a 1 followed by repeated 1's.
  • Fig. 15c shows the integrated phase angle in dotted outline, which is then differentiated to obtain the decoded output shown in Fig. 15d.
  • Fig. 15e shows the data pattern according to the invention where a string of 1's are encoded. The integrated phase angle is shown in dotted outline, which is then differentiated to obtain the decoded output shown in Fig. 15f. In all cases the data is shifted one bit width.
  • Utilizing three phase changes is a phase modulation method.
  • the same result is obtained (integrating PM result in FM).
  • the triangular waveform of Fig. 8 results.
  • the rectangular patterns shown in Figs. 1 and 10 result.
  • phase angle or frequency (PSK or FSK) depending on manufacturer and program settings.
  • PSK phase angle or frequency
  • FSK frequency division multiple access
  • Fig. 16 is a block diagram of an encoder circuit capable of programming a direct digital synthesizer to utilize three frequencies.
  • D flip-flops 204 and 206 compare the incoming data in sequence.
  • the data signal is coupled to the D input 208 of flip-flop 204 which has its Q output 210 coupled to the D input of flip-flop 206.
  • the output 212 of flip-flop 206 is the last bit of the data, and the output of flip-flop 204 is the present bit of the data. Both are coupled to the inputs of XOR gate 214.
  • the output 218 XOR gate 214 is coupled to the control input of a direct digital synthesizer shown in Fig. 6. When two consecutive data bits are the same, XOR gate 214 with inverted output 216 is high and the frequency 2 is generated by the direct digital synthesizer.
  • the last bit on line 212 and current bit on line 210 are also coupled to the inputs of AND gates 220 and 222 respectively.
  • the inverted value of the last bit on line 212 and current bit on line 210 are also coupled to the inputs of AND gates 222 and 220 respectively. If two consecutive data bits are different, the two AND gates220 and 222, each having a different input inverted are high either frequency 1 or frequency 3 is coupled from outputs 224 or 226, depending on the state of flip-flop 206, or the value of the last bit.
  • the three frequency or phase method utilizes the two frequency algorithm of Fig. 1 divided by two with the third frequency being a midpoint, which is that of an intermediate frequency, indicating there is no change from the last bit. Fig.
  • FIG. 9 shows a prior art VPSK encoding method referred to as "Slip Code.”
  • the present method has no slippage.
  • the midpoint 228 utilizing the present method or bit edge is indicated by the 7 count.
  • a change to 6 or to 8, followed by a return 230 to 7 prevents long term slippage. This is the pattern that would result from three frequencies being used with a reinserted carrier and VPSK encoding.
  • the modulating frequency is equal to the bit rate.
  • Fig. 9 it is Vz the bit rate. This can result in a theoretical improvement in the signal to noise ratio.
  • the transmission frequency for the waveform shown in Fig. 1 without this return to a midpoint is equal to the phantom carrier plus the bit rate f b . With the midpoint return obtained by dividing the transmission frequency by two, f b /2.
  • f b the midpoint return obtained by dividing the transmission frequency by two.
  • the frequency cutoff of the available semiconductors may be too low.
  • the data transmission rate can be doubled utilizing the midpoint return method to overcome these limitations.
  • the aperture coded waveform centers around the data clock rate f b located above a phantom carrier, thus at a frequency f c + f b leaving the direct digital synthesizer as it creates the sideband alone.
  • This is similar to the "biphase" spectrum.
  • This can be accomplished by dividing the aperture code by 2 as in Fig. 10 and as shown graphically in Figs. 15a - 15g by using a direct digital synthesizer to create the sideband only and by shifting the phase plus or minus an amount ⁇ from a center position to obtain ones and zeros.
  • the bipolar modulation pattern results which is shown in Figs.
  • Fig. 16 shows a three frequency encoder for use with the direct digital synthesizer of Fig. 6. Only one of the three outputs is high at any one time.
  • Frequency or phase modulation when passed through a narrow band filter appears to integrate the waveform when detected by normal phase detector which results in the waveform shown in Fig. 8.
  • the square wave input from the waveform in Fig. 1 appears as an integrated triangular waveform 146 in Fig. 8 as is apparent from the sloping lines. In Fig. 15b the ones and zeros spread the gap between them.
  • the integrated waveform 146 after passing through a narrow band filter is shown by the dotted line.
  • One of the detection methods used for MSK and MFSK modulation involves the use of separate crystal filters for each frequency transmitted and a correlator or sample and hold detector to indicate which frequency was received. This same detection method is applicable to the present invention, although with greater intersymbol interference. Such detectors are discussed in various texts including Wireless Communications by T.S. Rappaport, (Prentice Hall ) and Principles of Communications Systems, by Taub and Schilling, (McGraw Hill).
  • fm fb/2 or one half the bit rate.
  • 2 ⁇ f / f b and ⁇ f / f m must be equal.
  • f b /2 f m
  • ⁇ f for the return zero phase (bipolar) method obtained by dividing the first method by 2
  • the data rate can be doubled in the same bandwidth, or the filter can be made narrower to improve the signal-to-noise ratio by 2/1.
  • This method is particularly applicable to data modulation where the highest allowable or obtainable data rate can be doubled over that obtainable from the aperture coded method.
  • the direct digital synthesizer may have an upper frequency limit of 20 MHz when creating the single sideband signal.
  • the data rate can be doubled at that frequency by using the divide-by-two method of Fig. 10 and Figs. 15a - 15g.
  • the direct generation of the sideband without ever having used a carrier can also be used with the three time period, hence three frequency, prior art VPSK coding method, now referred to as "Slip Coding” referred to above with a different encode/decode algorithm.
  • Serar Coding a method that has been stretched according to the data pattern. The rules are if the present bit is a repeat of the last bit, the next zero crossing will occur at 6/6 bit width from the last bit for a 6,7,8 code. If there is a change from the last bit from a one to a zero or a zero to a one, then the next zero crossing is delayed 1/6 to 7/6 bit width.
  • the stretch is to 8/6 bit width.
  • the decoder recognizes this extra stretch and resets the counters, outputs a missed zero plus the next bit, which is always a one, and resets the phase ambiguity.
  • This coding method is described in the issued patents referred to above. Other codes are possible, for example 8,9,10 or 10,11 ,12.
  • These three time periods can also be converted to frequencies which can be generated by a digital synthesizer or numerically controlled oscillator in the same manner as the aperture codes described.
  • the resulting signal is a single sideband signal which has been generated without a carrier ever having been used. It can be detected by means of a phantom carrier utilizing the method described by Stryzak and Walker, or by utilizing the technique commonly used for MFSK modulation which would employ three narrow band crystal filters and correlation circuitry.
  • One advantage of the direct sideband modulation method of the present invention is that it requires minimal filtering to meet FCC Regulations.
  • the principal advantage is that no carrier is needed. This can be of great advantage when used with satellites where there is a frequency offset between up and down links, or when Doppler effects are encountered.
  • the only requirement of this method is that the detected signal fit within the linear filter bandpass.
  • the coding and modulating method described in this invention can be analyzed using the formulas developed by R. Best ( "Phase Locked Loops", McGraw Hill, 1984, pp 57-59 ).
  • Joules e.g. signal power/bits/sec
  • n is the number of symbols used per bit
  • the Nyquist bandwidth/Noise bandwidth is a phase noise improvement factor which is independent of the bandwidth efficiency and which is given the designation R.
  • the present invention (VMSK ) and the prior art (VPSK ) are heavily dependent upon this factor, the biphase encoding methods having been devised to take advantage of it.
  • This factor, R does not apply to the other commonly used modulation methods such as multiple phase shift keying (MPSK) and quadrature amplitude modulation (QAM), which are NRZ line code methods, not "Biphase" methods.
  • MPSK multiple phase shift keying
  • QAM quadrature amplitude modulation
  • the data rate and sample rate are the same.
  • the signal-to-noise ratio is:
  • the Signal to noise ratio is independent of the bandwidth efficiency as indicated above. This is not true of non-biphase encoded modulation methods. It is also to be noted that this ratio is higher than that usually obtained from any other modulation method with the exception of orthogonal MFSK.

Abstract

A method of transmitting 'biphase' encoded digital signals comprised of the steps of receiving one of a multiplicity of input data bits, wherein each data bit is characterized by a temporal data bit length (12), a temporal bit center (T3) and a temporal state indicative of a logical 1 or 0, and generating an encoded digital baseband signal characterized by a temporal state indicate of a logical state therein the encoded digital baseband signal changes its temporal state according to whether the one input data bit changes its temporal state at a time prior to (T1 or 6) or after (T2 or 7) the temporal bit center (T3). A single sideband with this coding is generated independently by digital synthesis. Detection of the single sideband does not require re-insertion of the carrier.

Description

DIGITAL MODULATION EMPLOYING SINGLE SIDEBAND WITH SUPPRESSED CARRIER
. Field of Invention
The field of endeavor of the invention is an apparatus and method for digital, single sideband, transmissions that does not generate or employ a carrier frequency.
2. Background of the Invention
Single sideband transmissions without carriers is well known. These methods have varying bandwidth efficiencies which have been summarized in Applied Microwaves and Wireless Magazine, July/August 1997. In general, most of the existing methods modulate a carrier, which is suppressed in the modulator, then recovered and re-inserted in the receiver.
While single sideband digital modulation is possible, it has been rarely utilized to date. One method is called Variable Phase Shift Keying ( VPSK ) as disclosed in U.S. Patents 4,742,532 and 5,185,765. This method utilizes a data encoding method and single sideband transmission to achieve bandwidth efficiencies of as high as 15.3 bits/sec./Hz. A carrier is required to recreate the single sideband suppressed carrier signal and to decode the signal in the receiver. It has been found that proper encoding of the signal at baseband can result in a very narrow frequency band being occupied at baseband and that this can in turn be transmitted single sideband-suppressed carrier (SSB- SC) in a very narrow RF bandwidth. Bandwidth efficiencies as high as 50 bits/second/Hz have been demonstrated in the laboratory with 26-27 bits/sec/Hz being achieved in usable hardware. A comparison of this method, which is called Very Minimum Shift Keying (VMSK ) with the VPSK method appeared in IEEE Transactions on Broadcasting (January 1997).
Single sideband digital modulation, which involves baseband encoding, a carrier and filtering to remove the unwanted sideband, are unnecessarily complex.
High bandwidth efficiency methods are thought to generally lose power as a result of the bandwidth compression. Carson's Rule and Shannon's Limit are engineering laws which state that there is a proportionality between the signal-to-noise ratio and the bandwidth efficiency. What is needed is some type of design and method which maintains the same signal to noise ratio regardless of bandwidth efficiency.
What is needed is some type of design and method which does not lose power as a result of the bandwidth compression.
Brief Summary of the Invention
The invention is an encoding method for digital baseband signals comprising the steps of dividing a data bit interval having a bit center into at least two time apertures. Each time aperture in turn is divided into one or more time segments. In the illustrated embodiment there are only two apertures, and the data bit interval is divided into 13 segments of which the first 6 are in the first aperture and the last 7 are in the second aperture. The center of the data bit interval falls exactly between the 6th and 7th segments. A first subset of the plurality of time segments in a first one of the apertures is selected. The first subset of the plurality of time segments ends prior to the bit center. A second subset of the plurality of time segments in a second one of the apertures is selected from the remaining plurality of time segments. The second subset of the plurality of time segments ends after the bit center. The digital baseband signals is encoded to correspond to the first and second subset of time segments. This method is defined in this specification as "aperture coding".
The method further comprises the step of changing the polarity of said digital baseband signals responsive to the starting time of the data bit interval. then encoding a polarity reversal associated with the data bit based upon time duration of the first and second subset of time segments. In particular the first and second subset of time segments have relative durations representative of digital ones and zeros associated with the digital baseband signal. The digital baseband signal has a rising edge and falling edge. In one embodiment the method comprises using the rising edge as a clock timing to denote the leading edge of the data bit interval. The falling edge is then timed to occur as at a time which is determined depending on whether the digital baseband signal is to be understood as a digital one or zero.
In a second embodiment the role played by the rising and falling edges are reversed. The method comprises the steps of using the falling edge as a clock timing to denote the leading edge of the data bit interval. The rising edge is then timed to occur as at a time which is determined depending on whether digital baseband signal is to be understood as a digital one or zero. Clearly in both embodiments a sum of the time durations of the first and second time subsets equals the sum of the time durations of all of the plurality of time segments in the two apertures of which, in the illustrated embodiment, the first 6.5 segments are in the first aperture and the last 6.5 in the second aperture.
Instead of phase or time differences between the digital baseband signals depending on whether it is to be understood as a 1 or 0, in another embodiment the first and second subsets of time segments are converted to first and second frequencies generated by a frequency shift means or by a direct digital synthesizer, which produces a modulation index which is less than approximately 0.1. This frequency conversion alters the nature of the modulated signal from that of a carrier plus two sidebands which would normally occur in frequency modulated signals to that of a narrow biphase single sideband alone. In another embodiment a third frequency corresponding to a third subset of time segments is obtained by dividing the data bit interval by two, that is by doubling the number of segments in the data bit interval of the digital baseband signal so that there are three times at which a transition can occur for the digital baseband signal. For example, whereas in the illustrated embodiment the data bit interval was divided into 13 time segments with a transition at the 6th and 7th segments denoting a 1 or 0, in another illustrated embodiment the data bit interval is divided into 26 time segments with a transition at the 12th and 14th segments denoting a 1 or 0 and a transition at the 13th segment denoting a repeat of the value of the preceding bit. Again, these time or phase transition events can be converted and expressed as three different frequencies. Each time segment may remain constant in duration so that the data bit interval is doubled in duration and the data bit rate is halved. The invention is also a digital data transmission method comprising the steps of aperture encoding a digital baseband signal in the which the aperture coding comprises the steps of dividing a data bit interval having a bit center into a plurality of time segments. A first subset of the plurality of time segments is selected. Each of the first subset ends prior to the bit center. A second subset of the plurality of time segments is selected and they are comprised of all remaining ones of the plurality of time segments not included in the first subset of time segments. Each of the second subset ends after the bit center. A signal to be transmitted is phase or frequency modulated using the aperture coded digital data. The phase or frequency shift modulated signal is then transmitted. The transmission may be either at baseband over wire or fiber, or at radio frequencies in which the aperture coded digital data is used to modulate a carrier frequency.
The method further comprises superimposing additional information other than data upon the modulated transmitted signal using low level amplitude modulation.
The transmitted aperture coded digital data is a single sideband signal with a suppressed carrier. The sideband is located at a frequency equal to the suppressed carrier, but is offset positively or negatively from the carrier by not more than the data rate or in a second embodiment by not more than one half of the data rate. The suppressed carrier can be a multiple of the data rate.
The method may further comprise passing the single sideband through a very narrow bandpass filter, which passes only a center frequency of the sideband plus or minus a first predetermined variance so that a very high bandwidth efficiency and excellent signal-to-noise ratio are obtained. The method still further comprises receiving and decoding the phase or frequency modulated transmitted signal with a phase detecting or discriminating circuit which is responsive to phase or frequency shifts respectively, but does not utilize a carrier or other reference signal.
In another embodiment the method further comprises receiving and decoding the phase or frequency modulated transmitted signal with a narrow bandwidth crystal filter, and a sample and hold or correlator circuitry.
In yet another embodiment the method further comprises receiving and decoding the phase or frequency modulated transmitted signal by differentiating and Manchester decoding the transmitted signal. In yet another embodiment the method further comprises receiving and decoding the phase or frequency modulated transmitted signal by detecting peaks of the transmitted signal as the aperture coded digital data. The phase or frequency modulated transmitted signal is transmitted without any coherent carrier frequency so that transmission is insensitive to Doppler frequency offsets when transmitting by means of a relay or satellite. The invention is also defined as an apparatus comprising an encoder for aperture coding a source signal, a transmitter for transmitting the aperture coded source signal, a receiver for detecting and receiving the aperture coded source signal, and a decoder for decoding the aperture coded source signal. Typically, the aperture encoder and transmitter are in one unit at one location and there is one or more receivers and decoders at one or more other locations in other units. Again the aperture coding comprises the steps of dividing a data bit. having a bit center, into a plurality of time segments, and selecting a first subset of time segments from the plurality of time segments. Each of the first subset of time segments end close to the bit center. A second subset of time segments is selected from the remaining plurality of time segments. Each of the second subset of time segments start after the first subset of time segments. The duration of the first and second subsets of time segments depend upon whether the source signal is a digital one or zero.
The encoded digital baseband signal has two polarities. The encoded digital baseband signal comprises changing the polarity of the encoded digital baseband signal responsive to the starting time of the input data bit, then holding that polarity for the duration of the first subset of time segments, and then reversing the polarity of the digital baseband signal for the duration of the second subset of time segments.
The invention now having been briefly summarized, its various embodiments may be visualized in the following drawings where like elements re referenced by like numbers.
BRIEF DESCRIPTION OF DRAWINGS Fig. 1 is a diagram of the aperture code for a single bit interval.
Fig. 2a is a graph of the frequency spectrum of an aperture coded signal according to Fig. 1 shown at baseband or as a single sideband located above the carrier. Fig. 2b is a graph of the frequency spectrum of an aperture coded signal according to Fig. 1 shown after narrow band filtering.
Figs. 3a - e shows encoding and decoding method for a baseband . . . . signal of the prior art.
Fig. 4 is a diagram which illustrates a single sideband signal, along with a reinserted carrier fc, as generated by a direct digital synthesizer or a numerically controlled oscillator..
Fig. 5 is a block diagram of a detector circuit utilizing a ringing coil method of carrier recovery..
Fig. 6 is a block diagram of an RF modulator applicable to the present invention.
Fig. 7 is a block diagram of a logic circuit using an alternate method to generate two frequencies in a direct digital synthesizer.
Fig. 8 is a timing diagram of a signal from a quadrature or similar detector which has an "Eye Pattern." Fig. 9 is a diagram of the prior art VPSK encoding method of a bit interval referred to as slip coding.
Fig. 10 is a block circuit diagram of a device for dividing the aperture code by two to yield a three time difference code, which can be converted into three frequencies using a device such as illustrated in Fig. 16. Fig. 11 is a block circuit diagram of a decoder usable with a second embodiment of the invention.
Fig. 12 is a block circuit diagram of a decoder for a Manchester code usable with the present invention. Fig. 13 is a diagram which illustrates an alternate method of detection which comprises the use of peak detectors and an R/S flip/flop.
Fig. 14 is a phasor plot for a detector usable with the two- and three- time-signal methodologies of the invention for the timing diagrams shown in Fig. 8 and Figs. 15a - 15g.
Figs. 15a - 15h are a timing diagrams for three bit patterns using a three phase encoding which shows the number of phase changes to go from 1 to 0, or 0 to -1.
Fig. 16 is a block circuit diagram of an encoder circuit used to program a direct digital synthesizer to utilize three frequencies in Figs. 15a - 15g.
Fig. 17 is a block circuit diagram of a detector usable according to the phasor diagram of Fig. 14.
The invention and its various embodiments are now set forth in the following detailed disclosure, which are to be understood as illustrating the invention and not limiting it as claimed.
Detailed Description of the Preferred Embodiments
A method for transmitting "biphase" encoded digital signals includes the steps of defining time apertures over the data bit interval and dividing the aperture into a plurality of segments. A first segment is selected from the plurality of segments of the aperture, dependent upon whether the bit is a digital one or zero. A second segment is selected from the plurality of segments of the aperture, so as to take up the remaining aperture of the data bit interval. An encoded signal having phase transitions or frequency components corresponding to the first and second segments of said data bit interval is transmitted. A narrow spectrum results containing no low frequency components. The spectrum is separated from 0 Hz by an amount equal to the data rate or in another embodiment by 1 the data rate. The transmitted bandwidth is much narrower or higher in terms of bandwidth efficiency in bits/second/Hz, than currently employed methods. The invention has broad utility in radio, microwave, and satellite applications.
More specifically, the encoding method of the invention generates a digital baseband signal derived from a multiplicity of input data bits. Each input data bit is characterized by a temporal data bit length, a temporal bit center and a temporal state indicative of a logical 1 or 0. The encoding method comprises the steps of receiving one of the multiplicity of input data bits, and generating an encoded digital baseband signal characterized by a temporal state indicative of a logical state, which encoded digital baseband signal changes its temporal state according to whether the one input data bit changes its temporal state at a time prior to or after the temporal bit center.
A single sideband with this coding is generated independently by digital synthesis and is transmitted over wire lines or radio frequency channels for detection by a detector circuit. Detection does not require the re-insertion of the carrier. The characteristics of the sideband alone are reproducible by direct digital synthesis. Although the signal can be detected by normal means, that is by reconstructing a carrier and reinserting it in the detector to recover the encoded baseband signal, this is not necessary. There is sufficient information in the sideband alone to be detected without a carrier.
While phase modulation is discussed in the illustrated embodiment, time, frequency and phase are interchangeable, namely
T = ΔΦ /(2 π Δf) where T is the time period, ΔΦ the phase difference, and Δf the frequency difference in the signals.
The present invention encodes the data into a "biphase" format, which has a spectrum located above and below the carrier by the bit rate, or above zero Hz at baseband. This type of encoding method, which has been generally named "Aperture Coding", is specifically shown in the case of the invention in Fig. 1. The coding method of the invention when used at baseband has a code width of one bit length. The first half aperture 10 of the bit interval 12 has a specific time duration or length, namely 6/13 of the total bit width in the case where the bit is divided into 13 segments. A decoding circuit, on detecting a time of duration 14 (the 6th segment of the 13 segments) will automatically designate this bit as a digital one. If the time duration is stretched to cover 7/13 of the bit interval, duration 16, it will be decoded as a zero. The zero crossing fits into the left half bit aperture 10 if it is a one and into the right half bit aperture 18 if it is a zero.
It is not necessary to divide bit width 12 into 13 parts. Any pair of apertures can be substituted, for example a first aperture of 11/23 of width 12 and a second aperture of 12/23 can also be used. Smaller apertures can also be used for decoding. For example, bit interval 12 can be divided into 13 small apertures with the zero crossing having to fit specifically into a 6/13 or 7/13 aperture period instead of the larger first half/second half apertures.
This waveform is actually the data clock waveform with a phase distortion at the center. The waveform can be defined by a Fourier series having a base frequency equal the bit rate plus odd harmonics and a varying low frequency amplitude A0 component depending on the data pattern. An encoder circuit for generating the aperture codes of Fig. 1 at baseband is shown in block diagram in Fig. 10. An oscillator 20 operating at 13 times the bit rate is used to clock two divide-by-13 counters 22 and 24. Counter 22 provides a clocking signal, DATA CLOCK, for the incoming data on input 26 to clock a flip flop 28 which is set to automatically reset at the end of each bit interval, resulting in a very narrow spike or one shot output on output 30. The automatic reset is delayed by the delay time required for the clock signal to pass through flip flop 28 and results in a very narrow spike or one shot on output 30, which is the signal, RESET, after each positive incoming clock voltage transition. RESET resets the counter 24 and in a first embodiment clears JK flip flop 32.
Counter 24 has two outputs 34 and 36. Output 34 provides a 6 count and output 36 provides a 7 count. Data, DATA IN, on input 38 is added to the 6 or 7 signal from outputs 34 and 36 respectively in NAND gates 40 and 42 respectively. DATA IN is coupled to NAND gate 42 and DATA IN is inverted by inverter 44 and coupled to NAND gate 40. The outputs of NAND gates 40 and 42 are coupled to the inputs of OR gate 46. The output of OR gate 46 is coupled to the clock input of flip-flop 32. If DATA IN is a one, JK flip flop 32 is set via gates 42 and 46 after a 6 count. If it is a zero, JK flip flop 32 is set after a 7 count via gates 40 and 46. The encoded data is available in complementary form on outputs 48 and 50 of flip-flop 32 as shown in timing lines 49 and 51 respectively. Information encoded in this manner on outputs 48 and 50 can be used to modulate an RF carrier, or it can be used as a baseband signal for transmission over wire lines. In the latter case, the clock is recovered from the rising edge of the signal and the data from the falling edge. As an RF modulated signal the transmission signal consists of a carrier with two sidebands, an upper and a lower sideband, only one of which needs to be transmitted. The sideband has the appearance shown in Fig. 2a.
When used at baseband, the signal can be limited to remove any AM components, such as noise from the phase modulated signal. It is thus possible to superimpose a low level, low frequency, AM signal for control or other purposes on top of the phase modulated data signal. The data rate for the phase modulated signal is generally much higher than that of the AM signal so that the sampling rate eliminates almost all of the phase changes that would be introduced by any such AM modulation. The frequency spectrums shown in Figs. 2a and 2b consists of a central spike frequency 52 at the data rate fb plus the Fourier amplitude products shown as a form of frequency or phase noise at a relatively low level. If the data rate is a submultiple of the modulated carrier, the carrier can be restored from the single sideband frequency by detecting the single frequency spike, dividing it down, then multiplying it back up by the carrier/data rate multiple.
An alternate method to restore the carrier is to use the aperture method described above in Fig. 1 with the method used for VPSK modulation described in "Improved Data Transmission Using Single Sideband with FM Suppressed Carrier", by B. Stryzak and H.R. Walker, Microwave and RF
Magazine, Wireless Design Supplement (Nov. 1994). This embodiment of the method uses a coil ringing at 13 times the bit rate assuming a 6,7 (13) code is used as described in Fig. 1. The coil is caused to ring by one shot multivibrator spikes obtained from the zero crossings. The RF frequency must be a multiple of the data rate and the ringing frequency. The circuit using the ring coil method is described below in connection with Fig. 5.
The time periods given in this embodiment can be any pair of time periods. Time is convertible to frequency (f = 1/t ). Thus instead of having two time periods, two pulses of equal time duration at two corresponding RF frequencies can be used. When mixed with a coherent carrier, the basic Fourier frequency of the aperture encoded waveform appears as the difference frequency with decodable zero crossings. The difference frequency can then be decoded to ones and zeros by squaring the waveform and then determining the aperture time. Thus in the following it must be understood that time and frequency are interchangeable in significance.
The use of the two frequencies of the invention can be compared to the two frequencies used for prior art Gaussian Minimum Shift Keying (GMSK ) in that they result in a phase or frequency modulated signal. In the case of GMSK, the frequencies are ±1/4 the data rate. The resulting GMSK spectrum results in a central frequency spike similar to that shown in Figs. 2a and 2b bit has two sidebands at 0.24 times the peak level. The modulation index in FM/PM terms is 0.5. The modulation index is defined as Δf / fm = M. GMSK can be created by filtering the data input, the modulator output, or by means of a digital synthesizer. GMSK is a double sideband method which does not have a suppressed carrier. Alternate methods of generating GMSK are FM, PM or FSK (frequency shift keying). A modulation index of 0.5 is essential to GMSK operation. In the present method by contrast, the frequency shift or deviation used is much lower than that used for GMSK. In lieu of a modulation index of 0.5, a modulation index between approximately 0.04 and approximately 0.1 is being used in practice. It has been noted that when GMSK is derived using FM, the sidebands are Bessel products, while using FSK generates Fourier products. The significance of this relates to the distribution of the information bearing energy between the carrier and sidebands. This is not be obvious without careful study. Utilizing a digital synthesizer and a modulation index of 0.5, the sidebands appear as expected at the carrier frequency plus or minus the modulation frequency, fm. It has been noted however that when the modulation index is further reduced, the Bessel products disappear and the remaining signal consists of the central frequency which is now fc + fm with Fourier products at a level about - 40 dB below this central frequency. Thus only 1 ten thousandth of the energy lies in the Fourier products. This synthesized signal can be further filtered to remove these Fourier amplitude products leaving only the central spike shown in Fig. 2b plus or minus a small deviation frequency or phase.
The meaning and importance of this is not intuitively obvious. What has happened is that the signal is no longer a carrier with two sidebands, but becomes a single sideband alone. It has been generated without a carrier ever having been present. This single sideband signal can be transmitted and detected by the normal means described above using a phantom carrier. The fact that the signal appears to be a single frequency line would appear to violate Carson's Rule, which states that bandwidth = 2 (fm + Δf ). This is not the case, however, since inserting the phantom carrier restores the signal to the full Nyquist bandwidth required by Carson's Rule, that is fc ± fm. The full modulation or Nyquist noise bandwidth is present, but it has not been transmitted. It is to be noted also that since only a very narrow bandwidth has been transmitted, the noise bandwidth at the receiver is much less than that called for by Carson's Rule and the Nyquist bandwidth. This is of great importance in the mathematical analysis of the signal. These relationships can be seen in the comparative frequency spectrums of Figs. 3a - 3e, which illustrate prior art single sideband transmission. Fig. 3a shows the baseband signal as generated by the aperture code. The information is centered a 1.0 bit data rate from the zero frequency. The signal of Fig. 3a can be used to modulate a carrier resulting in the spectrum seen in Fig. 3b, where two sidebands are created on each side of the carrier frequency, fc. The signal is then transmitted as a single sideband signal at fc + data bit rate with a suppressed carrier as shown in Fig. 3c. At the detector, a coherent carrier, fc, is reinserted resulting in the restoration of the original baseband signal as shown in Fig. 3d and Fig. 3e.
The methods of Figs. 3a - 3e are unnecessarily complex. Using a direct digital synthesizer as described above, with two frequencies replacing the two time periods of the aperture coding, the signal as generated is that shown in Fig. 3c. No carrier was ever used or needed, but detection can employ a reinserted phantom carrier with the results shown in Fig. 3d and Fig. 3e. The single sideband signal as generated by the direct digital synthesizer or numerically controlled oscillator is diagrammatically shown in Fig. 4, along with a reinserted carrier fc which sets the bit width 56. The resulting beat or difference frequency f, + f2 or f, - f2, has negative going zero crossings to the right or left of the bit width center 54 as shown in Fig., 4. By utilizing frequencies instead of time, the aperture coding pattern of Fig. 1 can be reconstructed.
Fig. 5 is a block diagram of a detector circuit utilizing a ringing coil method of carrier recovery. The two frequency input data is provided on input 62 to detector 60. An oscillator 58 operating at an intermediate frequency is used with coherent detector 60 to obtain a detected waveform as shown in Fig. 4. The detected waveform is squared in a limiting amplifier 64 which is coupled to a bidirectional one shot circuit 66 which in turn is coupled to a ringing coil 68 that obtains energy from one shot circuit 66 to ring at a frequency equal to the number of apertures in the code times the data rate. The aperture number is defined as the segment number of the aperture in the 6, 7 (13) coding in which the zero crossing occurs. Decoder 70 in Fig. 5 has its input coupled to ring coil 68 and contains a divide by N counter. The function of the divide by N counter in decoder 70 is to function as a phase comparator to yield an automatic frequency control (AFC) voltage 72 that causes oscillator 58 to lock in frequency to the correct carrier frequency. To provide a reference for AFC clock oscillator 58 is divided down to obtain a frequency equal to that from ringing coil 68. A phase comparator in decoder 70 creates an AFC voltage on line 72 used to change the frequency of oscillator 58 to match the detected signal. Decoder 70 is able to detect early and late crossings that indicate a zero or one. Digital data is output at output 74. The data input signal from ring coil 68 is input on line 76 to detector 70 as shown in Figs. 5 is the basic Fourier sequence of a two frequency signal indicative of the digital data based on the aperture coding. A suitable decoder 70 is shown in the block diagram of Fig. 11. The decoder can be used at baseband or RF for aperture coding. At baseband the two-frequency signal is coupled to inverter 82. The same circuit can be used at RF by inputting the signal at 76 and going through the mixer 78 to get the baseband signal. In this case the carrier restoration circuits previously discussed must be used to make the oscillator coherent to the incoming signal. In the case of RF aperture coding the data is mixed in mixer 78 with a beat or carrier frequency from oscillator 80. An oscillator 80 provides a clock frequency which can be several parts per million off from the actual data rate. The beat frequency output is coupled through inverter 82 to the clock input of flip-flop 84, and inverted through inverter 86 and coupled to the clock input of flip-flop 88. The signal is inverted in the inverter 86 and causes spikes on the reverse swing of the incoming data. The incoming baseband signal supplied to inverter 82 is amplified and squared to cause the spiking flip flop 84 to reset both divider 83 and the counter 90. The Q output of flip-flop 84 is coupled to counter 90 which as a 6 count output 92 and a 7 count output 94. 6 count output 92 is coupled to one input of AND gate 96 and a 7 count output 94 is coupled to one input of AND gate 98. The other input of AND gates 96 and 98 is coupled to the Q output of flip-flop 88 which functions as a timing or enable signal for gates 96 and 98. Gates 96 and 98 are activated by the 6 or 7 outputs 92 and 94 respectively of the counter 90 which then pass the received spike on the reverse swing of the incoming data to the RS flip-flop 104 to set it's output high or low prior to the mid point of the data clock. Output 100 of AND gate 96 is coupled to the inverted clear input of flip-flop 104. Output 102 of AND gate 98 is coupled to the inverted reset input of flip-flop 104. Flip-flop 104 functions as a sample and hold circuit and thus signifies whether the detected frequency is a 1 or 0. If the output of RS flip flop 104 is high (having been set by a 6 count and pulse), the D input to the D flip flop108 will be high and a one will be clocked out. If the signal at the D input 106 is low, a zero will be clocked out. Output 106 is coupled to the D input of flip-flop 108 which is clocked by the output 110 of divide by N circuit 83 driven by beat oscillator 80. The Q output 74 of flip-flop 108 is the decoded digital data signal. A data clock for the receiving unit is available through the inverter 107 at point 109. Peak detection without differentiation, as shown in Fig. 13, can also be used. For baseband use, mixer 78 is omitted. For RF it is needed. Oscillator
80 requires a large divide-by-N circuit. The divide-by-N circuit is reset by the positive going spike from Fig. 1. This resetting automatically matches the clock to the signal so that no automatic frequency control is needed. However, a ringing coil attached to the Q output of flip-flop 88 can be used to generate an AFC voltage in Fig. 5.
A reinserted carrier is not actually necessary. There is sufficient information in the central single sideband frequency spike alone to detect the signal with a quadrature, frequency, or phase detector utilizing a narrow band crystal as the phase discriminating element. Thus it is possible to go from the signal in Fig. 3c to Fig. 3e without ever using a carrier at the transmitter or receiver. Detectors capable of going from the signal in Fig. 3c to Fig. 3e without using a carrier are well known in the art and one used in combination with the invention is shown in block diagram in Fig. 17. XOR gate 228 has one input tied high and the other input 236 capacitively coupled to the incoming encoded signal. The output of XOR gate 228 is resistively fed back to input 236 and coupled to one input 246 of XOR gate 230 and input 242 XOR gate 232. Input 238 of XOR gate 230 is tied high. The output 240 of XOR gate 230 is coupled to an LC tuned crystal 234 and thence to the other input 244 of XOR gate 232, whose RC coupled output 248 is the output shown in waveform 146 of Fig. 8.
Consider now how the signal depicted in Fig. 4 may be generated. Fig. 6 shows an RF modulator or encoder applicable to the present invention for generating a single sideband output signal without use of a carrier. A high frequency oscillator 112 generates a clocking signal that is used by the synthesizers 114 and 116 to synthesize the sideband frequency. Synthesizer 116 determines the clock rate for the incoming data which is coupled to encoder 118 one line 122. Encoder 118 shown in Fig. 6 receives the incoming data on line 120 and converts it to the aperture code or a slip code as described in U.S. Patents 4,742,532 and 5,185,765. Outputs 124 address a read only memory (ROM ) 126 that has outputs which program synthesizer 114 to determine what frequency it will synthesize. The synthesized intermediate frequency is provided at the output 128 as the single sideband output. No carrier is present. Synthesizer 116 has a control input 117,
LOADING CLOCK, which serves to load a new code from ROM 126 so that direct digital synthesizer 116 outputs a new frequency or phase according to the ROM output.
A simplified circuit is shown in the block diagram of Fig. 7 in which an alternative encoder circuit and method to that shown in Fig. 6 is used. Some digital synthesizers can be toggled between two frequency modes. If the synthesizer is preprogrammed by means of a controlling microprocessor or a ROM sequence, the circuit of Fig. 7 can be used. The data clock to the data source is generated from oscillator 130 through divider 132 and is provided on line 134. The data on line 142 is input to an XOR gate 136 causing synthesizer 138 to toggle at frequency, f,, or frequency, f2, according to whether the data bit is a one or zero. XOR gate 136 causes polarity reversal in the middle of the bit interval according to the comparison between the clock polarity and the data polarity. If the data and clock polarities are alike, output 144 is low. If the data and clock polarities are different, output 144 goes high. A change from f, to f2 or vice versa occurs at the center of the bit interval by toggling the synthesizer 138. The circuit including synthesizer 114 may also be modified to operate in a toggled mode.
The detected signal from a quadrature detector or similar detector has an "Eye Pattern" as shown in Fig. 8. This is the pattern for a repeating CC hexadecimal sequence ( 1100110011 etc.). A digital one is represented by frequency, f,, occurring first in the bit period 10 with frequency, f2, completing the last half bit period 18. A digital zero has frequency, f2, for the first half of the bit period 10 and frequency, f,, for the last half 18 as diagrammatically depicted in Fig. 8. When there is a change from 1 to 0, or 0 to 1 , the rise or fall has double length or duration equal to a full bit interval. Repeated or consecutive 1 's or 0's have short durations of half bit intervals. The time integral of the rise and fall is detected as a triangular waveshape 146 as shown in Fig. 8. To decode this eye pattern, triangular waveshape 146 is differentiated to obtain a rectangular waveshape 148 that is identical to Manchester code. Rectangular waveshape 148 can then be decoded to obtain ones and zeros. Although the detected result is in the form of a Manchester code, the spectrum employed is not that of Manchester coding at baseband. Manchester coding at baseband would extend from the bit rate fb down toward 0 Hz, while the spectrum of the present invention is fb plus or minus a small frequency variation.
A simple decoder for Manchester code applicable to the present invention is given in Fig. 12. The Manchester code is input to D input 150 of flip-flop 152 and to the D input 154 of flip-flop 156. A clock at two times the data rate is provided as the clock input 158 to flip-flops 156, 160 and 162. The Q output 164 of flip-flop 162 is coupled through inverter 166 to the clock input 168 of flip flop 152. The Q output 170 of flip-flop 156 is coupled to both the D input 172 of flip-flop 169 and to XOR gate 174. The other input to XOR gate 174 is coupled to the Q output 176 of flip-flop 160. The output 178 of XOR gate 174 is coupled to the clear input 180 of flip flop 162. Output 164 presents the logically converted Manchester code 148 of Fig. 8 to the binary data output 182 of Fig. 8.
This circuit of Fig. 12 uses a clock at double the bit rate which is divided by 2 in the divider 162 to get the actual clock rate. Manchester coded data from the quadrature detector is input to the D input 150 of the D flip flop 152. A one or zero is output according to whether the first half of the bit is high or low. A shift register is used to obtain a synchronizing pulse for the divide-by- two counter 162. When two half bits alike are in the register, XOR gate 174 has a low output. If two half bits alike are different, the output of XOR gate 174 is high. The divide-by-two counter 162 is reset each time the half bits are different to get the clock edge and data lined up, otherwise they could be off by one half cycle at the clock output 164.
An alternate method and apparatus for detection of the triangular waveform shown in Fig. 8 comprises peak detectors 184 and 186 and an R/S flip/flop 192 shown as a block diagram with the timing diagram of Fig. 13. Utilizing this alternative method there is no need for a differentiator and Manchester decoder. A positive peak detector 184 and negative peak detector 186 are coupled to the triangular waveform input 146 of Fig. 8. The outputs 188 and 190 of positive peak detector 184 and negative peak detector 186 are coupled respectively to the S and R inputs of an RS flip-flop 192. A positive peak sets flip-flop 192 to generate a 1 on output 194 and a negative peaks resets output 194 of flip-flop 192 to a 0 to yield the output waveform 196 shown in Fig. 13. In lieu of differentiating and then detecting a Manchester code, a peak detector can be used as shown in Fig. 13. The peaks occur at the ends of data bits, hence the output is delayed one data bit respectively.
From Fig. 8 it can be seen that when using frequencies or phase angles of the frequencies the signal need not change at the bit boundaries, but does change at the peaks of waveform 146. Instead, as in Fig. 13, the bit polarity is determined by the rise or fall of triangular waveform 146 and the end of the coded bit is marked by a positive or negative peak. The read out is delayed one bit interval time. It is not necessary to force a transition at the midpoint at the middle of the bit interval. In a second embodiment of the invention the baseband transmission frequency can be cut in half for a given data rate by using three phases or frequencies instead of two together with a sideband synthesizer according to the invention. Fig. 10 shows how the aperture code is generated and then may optionally be divided by two to yield a three time difference code which can be converted into three frequencies. The change from a two frequency to a three frequency code is obtained by the setting of the switch 202. Switch 202 either couples ground or the reset output 30 of flip-flop 28 to the clear input of flip-flop 32. When switch 202 is coupled to reset output 30 the waveforms 51 and 49 in Fig. 10 are obtained on lines 50 and 48 respectively. However, when switch 202 is coupled to ground, reset is ignored and a phase change occurs whenever XOR gate 46 clocks flip-flop 32, which then divides by two, so that waveform 49' in Fig. 10 is obtained on line 48 which is the sum of two time subsets instead, resulting in 12, 13, or 14 aperture intervals, which is a divide-by-two signal. Waveform 49' has three Fourier frequencies which are 13/25, 13/26 and 13/27 times the bit rate. The frequency 13/25 is assigned to 1 , 13/26 is assigned to the center or hold-the-last-bit value, and 13/27 is assigned to 0. There is a frequency spread in this case from 0.52 to 0.48 the bit rate or a 0.04 bit rate spread. The total bandwidth indicated is 1/25 of the bit rate or has a bandwidth efficiency of 25 bits/sec/Hz.
The aperture code shown in Fig. 1 has three time points, T1 , T2, and a third T3 at the center of the bit which is halfway between T1 and T2. When the aperture divisions are divided by 2, the three aperture points 6, 6.5, and 7 become aperture points 12, 13, and 14, thus making it possible using the positive and negative swing, and peaks at aperture points 12 or 14 to determine polarity (1 or 0) plus a return to the center when a bit is repeated at aperture point 13. The waveform as detected is shown in Figs. 15a - 15h for three examples. The three phase coding is shown in Fig. 14 as including the rest or center point at 200 with the other two phase excursions being plus or minus θ. The three frequency code of the present invention thus resembles the previously patented "slip code", but the encode and decode algorithms differ. This three phase or three frequency method is covered above using the VPSK slip code as an encoding example.
Three code sequences are shown in Figs. 15a - 15h. When the three frequencies or three phases are obtained from a direct digital synthesizer, we see three levels in Figs. 15a - 15h. We will assume that frequencies of a 0.52 bit rate is 1 , 0.48 of a bit rate is 0, and 0.50 of a bit rate is the center frequency corresponding to the time period 13/26. Fig. 15g is the data clock. Fig. 15h shows the three frequencies or phases as they are output from the direct digital synthesizer. This can also be the voltage levels used if the modulator is to be a phase or frequency modulator. The upward level represents a one, the negative level a 0. The center line is represents a "hold the last bit". The waveform at Fig. 15h is seen at the phase modulator input and is also the detected output of a phase detector when no bandpass filter is used.
An alternating 10101. . . pattern is shown in Figs. 15a and 15b. A CC hexadecimal pattern, 11001100 . . . is shown in Figs. 15c and 15d, and a pattern where there are more than two bits of the same polarity in sequence is shown in Figs. 15e and 15f. The data clock is shown in Fig. 15g. The same detector circuitry used for the two frequency or phase method is applicable, but the baseband frequency is cut in half. There are no half bit width changes as shown in Fig. 8. Using a peak detector as shown in Fig. 13, the decoded data pattern would be 1100110011- or a CC hexadecimal as in Fig. 8. The bits repeat due to the delay between ones and zeros. Alternating ones and zeros without a gap (1010101) result in the pattern shown in Fig. 15a. A long string of ones is shown in Fig. 15e. The R/S flip flop is set by the first one, and will remain at the one position until a negative peak is received.
Fig. 15c shows the signal of Fig. 15h after it has been changed shape by a bandpass filter. A square wave input pulse passing through a narrow bandpass filter will change to a (sin x)/x pulse which closely resembles a half sine wave. The rectangular wave of Fig. 15h has changed into the triangular wave of Fig. 15c. If the signal of Fig. 15c is peak detected, a CC hexadecimal pattern is detected as shown in Fig. 15d. As shown in Fig. 15c it takes two phase changes (2Θ) to go from 1 to 0 or 0 to -1. If the data bit is 1 , then the phase is high (θ). If a 1 is again repeated, then according to the encoding of the invention, the phase goes to the rest point 200. When the data then changes to 0, the phase goes low (-Θ). If there is a repeated bit, only one phase change need be done, a second repeated bit requires no phase change. A subsequent change then adds the second change of θ degrees. For a 101 or immediate 10 or 01 bit change, the rate is doubled, 2Θ per bit change. The phase change Δθ can be equated to frequency. Fig. 15a shows the integrated phase angle in sloping lines, ((sin x)/x)2 pattern, which is then differentiated or peak detected to obtain the decoded output shown in Fig. 15b. After peak detection the output is a 1 followed by repeated 1's. Similarly, in the data pattern of Fig. 15c the integrated phase angle in dotted outline, which is then differentiated to obtain the decoded output shown in Fig. 15d. Fig. 15e shows the data pattern according to the invention where a string of 1's are encoded. The integrated phase angle is shown in dotted outline, which is then differentiated to obtain the decoded output shown in Fig. 15f. In all cases the data is shifted one bit width.
Utilizing three phase changes is a phase modulation method. When utilizing three time periods and then integrating, the same result is obtained (integrating PM result in FM). When detecting phase modulation, the triangular waveform of Fig. 8 results. When detecting frequency modulation the rectangular patterns shown in Figs. 1 and 10 result.
The direct digital synthesizer steps in phase angle or frequency, (PSK or FSK) depending on manufacturer and program settings. For example, in Figs. 15a - 15 g the phase angles -θ, 0, and +θ, and in Fig. 8 the upper peak, middle peak, and lower peak each have a different phase or frequency.
Fig. 16 is a block diagram of an encoder circuit capable of programming a direct digital synthesizer to utilize three frequencies. D flip-flops 204 and 206 compare the incoming data in sequence. The data signal is coupled to the D input 208 of flip-flop 204 which has its Q output 210 coupled to the D input of flip-flop 206. The output 212 of flip-flop 206 is the last bit of the data, and the output of flip-flop 204 is the present bit of the data. Both are coupled to the inputs of XOR gate 214. The output 218 XOR gate 214 is coupled to the control input of a direct digital synthesizer shown in Fig. 6. When two consecutive data bits are the same, XOR gate 214 with inverted output 216 is high and the frequency 2 is generated by the direct digital synthesizer.
The last bit on line 212 and current bit on line 210 are also coupled to the inputs of AND gates 220 and 222 respectively. The inverted value of the last bit on line 212 and current bit on line 210 are also coupled to the inputs of AND gates 222 and 220 respectively. If two consecutive data bits are different, the two AND gates220 and 222, each having a different input inverted are high either frequency 1 or frequency 3 is coupled from outputs 224 or 226, depending on the state of flip-flop 206, or the value of the last bit. The three frequency or phase method utilizes the two frequency algorithm of Fig. 1 divided by two with the third frequency being a midpoint, which is that of an intermediate frequency, indicating there is no change from the last bit. Fig. 9 shows a prior art VPSK encoding method referred to as "Slip Code." The present method has no slippage. In Fig. 9, the midpoint 228 utilizing the present method or bit edge is indicated by the 7 count. A change to 6 or to 8, followed by a return 230 to 7 prevents long term slippage. This is the pattern that would result from three frequencies being used with a reinserted carrier and VPSK encoding.
In Fig. 1 the modulating frequency is equal to the bit rate. In Fig. 9 it is Vz the bit rate. This can result in a theoretical improvement in the signal to noise ratio. The transmission frequency for the waveform shown in Fig. 1 without this return to a midpoint is equal to the phantom carrier plus the bit rate fb. With the midpoint return obtained by dividing the transmission frequency by two, fb/2. For certain applications, such as FM subcarriers and baseband transmission over power lines, there is an upper frequency limit obtainable for hardware or regulatory reasons. For high data rates the frequency cutoff of the available semiconductors may be too low. The data transmission rate can be doubled utilizing the midpoint return method to overcome these limitations. The aperture coded waveform centers around the data clock rate fb located above a phantom carrier, thus at a frequency fc + fb leaving the direct digital synthesizer as it creates the sideband alone. This is similar to the "biphase" spectrum. A more desirable spectrum would resemble the "bipolar" spectrum which centers around fb/2 = fm. This can be accomplished by dividing the aperture code by 2 as in Fig. 10 and as shown graphically in Figs. 15a - 15g by using a direct digital synthesizer to create the sideband only and by shifting the phase plus or minus an amount Δθ from a center position to obtain ones and zeros. The bipolar modulation pattern results which is shown in Figs. 15a - 15g. This is equivalent to the phase shift of Fig. 1 with a rest position at the center of the bit interval. Fig. 16 shows a three frequency encoder for use with the direct digital synthesizer of Fig. 6. Only one of the three outputs is high at any one time.
Frequency or phase modulation when passed through a narrow band filter appears to integrate the waveform when detected by normal phase detector which results in the waveform shown in Fig. 8. The square wave input from the waveform in Fig. 1 appears as an integrated triangular waveform 146 in Fig. 8 as is apparent from the sloping lines. In Fig. 15b the ones and zeros spread the gap between them. The integrated waveform 146 after passing through a narrow band filter is shown by the dotted line.
One of the detection methods used for MSK and MFSK modulation involves the use of separate crystal filters for each frequency transmitted and a correlator or sample and hold detector to indicate which frequency was received. This same detection method is applicable to the present invention, although with greater intersymbol interference. Such detectors are discussed in various texts including Wireless Communications by T.S. Rappaport, (Prentice Hall ) and Principles of Communications Systems, by Taub and Schilling, (McGraw Hill).
The modulation index can be determined in terms of frequencies from the relationship: β = 2 Δ f / fb = Δ f / fm
Note that fm = fb/2 or one half the bit rate. To maintain a constant phase shift for comparison of the aperture code with the divide-by-two code, 2 Δ f / fb and Δ f / fm must be equal. Since fb/2 = fm, Δ f for the return zero phase (bipolar) method, obtained by dividing the first method by 2, is twice as bandwidth efficient as the aperture coded method in Fig. 1. The data rate can be doubled in the same bandwidth, or the filter can be made narrower to improve the signal-to-noise ratio by 2/1.
This method is particularly applicable to data modulation where the highest allowable or obtainable data rate can be doubled over that obtainable from the aperture coded method. For example, the direct digital synthesizer may have an upper frequency limit of 20 MHz when creating the single sideband signal. The data rate can be doubled at that frequency by using the divide-by-two method of Fig. 10 and Figs. 15a - 15g.
The direct generation of the sideband without ever having used a carrier can also be used with the three time period, hence three frequency, prior art VPSK coding method, now referred to as "Slip Coding" referred to above with a different encode/decode algorithm. In the "Slip Coding" method of Fig. 9 there are three possible zero crossings for a bit that has been stretched according to the data pattern. The rules are if the present bit is a repeat of the last bit, the next zero crossing will occur at 6/6 bit width from the last bit for a 6,7,8 code. If there is a change from the last bit from a one to a zero or a zero to a one, then the next zero crossing is delayed 1/6 to 7/6 bit width. If the change count is 2 less than the increment and there is a 101 in the data pipeline, the stretch is to 8/6 bit width. The decoder recognizes this extra stretch and resets the counters, outputs a missed zero plus the next bit, which is always a one, and resets the phase ambiguity. This coding method is described in the issued patents referred to above. Other codes are possible, for example 8,9,10 or 10,11 ,12.
These three time periods can also be converted to frequencies which can be generated by a digital synthesizer or numerically controlled oscillator in the same manner as the aperture codes described. The resulting signal is a single sideband signal which has been generated without a carrier ever having been used. It can be detected by means of a phantom carrier utilizing the method described by Stryzak and Walker, or by utilizing the technique commonly used for MFSK modulation which would employ three narrow band crystal filters and correlation circuitry.
One advantage of the direct sideband modulation method of the present invention is that it requires minimal filtering to meet FCC Regulations. The principal advantage is that no carrier is needed. This can be of great advantage when used with satellites where there is a frequency offset between up and down links, or when Doppler effects are encountered. The only requirement of this method is that the detected signal fit within the linear filter bandpass.
The coding and modulating method described in this invention can be analyzed using the formulas developed by R. Best ( "Phase Locked Loops", McGraw Hill, 1984, pp 57-59 ).
For aperture coding:
Q = fb /(2 Δf)
R = fb /(2 Δf) For divideO-by-two coding:
R = fb /(4 Δf)
SNR = β2 (Pin/Pout) (Nyquist bandwidth/Noise bandwidth) Eb/n = β2 Q R Eb/ n where β2 = [π (Δf / f ]2 = [π (Δf / fb)]2 where Eb is the bit energy in
Joules, e.g. signal power/bits/sec, n is the number of symbols used per bit, and where Pin/Pout is the ratio of the noise bandwidth transmitted full spectrum divided by the narrow bandwidth as actually transmitted and received. It is also equal to the (Sample Rate)/(Filter bandwidth). Bandwidth efficiency in bits/second per Hz = Q.
The Nyquist bandwidth/Noise bandwidth is a phase noise improvement factor which is independent of the bandwidth efficiency and which is given the designation R. The present invention ( VMSK ) and the prior art (VPSK ) are heavily dependent upon this factor, the biphase encoding methods having been devised to take advantage of it. This factor, R, does not apply to the other commonly used modulation methods such as multiple phase shift keying (MPSK) and quadrature amplitude modulation (QAM), which are NRZ line code methods, not "Biphase" methods.
The values for the formula using aperture coding are:
Signal to Noise Ratio = 2.44 Eb/n
The bandwidth efficiency is obtained without using multiple bits per symbol (n = 1 bit per symbol). The data rate and sample rate are the same. When divided by 2 the signal-to-noise ratio is:
Signal to Noise Ratio = 4.9 Eb/n
Which is an improvement in signal-to-noise ratio of 2/1.
The Signal to noise ratio is independent of the bandwidth efficiency as indicated above. This is not true of non-biphase encoded modulation methods. It is also to be noted that this ratio is higher than that usually obtained from any other modulation method with the exception of orthogonal MFSK.
Shannon's Limit might be interpreted by some to appear to be very high for this modulation method, being nearly 90 dB for a Q = 26 bits/sec./Hz bandwidth efficiency. This is a misinterpretation. One bit per symbol is used in the present invention, not Q bits per symbol. The data rate equals the sampling rate and the correct Shannon's Limit is 0 dB as is proven by measurement. Many alterations and modifications may be made by those having ordinary skill in the art without departing from the spirit and scope of the invention. Therefore, it must be understood that the illustrated embodiment has been set forth only for the purposes of example and that it should not be taken as limiting the invention as defined by the following claims. The words used in this specification to describe the invention and its various embodiments are to be understood not only in the sense of their commonly defined meanings, but to include by special definition in this specification structure, material or acts beyond the scope of the commonly defined meanings. Thus if an element can be understood in the context of this specification as including more than one meaning, then its use in a claim must be understood as being generic to all possible meanings supported by the specification and by the word itself.
The definitions of the words or elements of the following claims are, therefore, defined in this specification to include not only the combination of elements which are literally set forth, but all equivalent structure, material or acts for performing substantially the same function in substantially the same way to obtain substantially the same result. In this sense it is therefore contemplated that an equivalent substitution of two or more elements may be made for any one of the elements in the claims below or that a single element may be substituted for two or more elements in a claim.
Insubstantial changes from the claimed subject matter as viewed by a person with ordinary skill in the art, now known or later devised, are expressly contemplated as being equivalent^ within the scope of the claims. Therefore, obvious substitutions now or later known to one with ordinary skill in the art are defined to be within the scope of the defined elements.
The claims are thus to be understood to include what is specifically illustrated and described above, what is conceptionally equivalent, what can be obviously substituted and also what essentially incorporates the essential idea of the invention.

Claims

I claim:
1. An encoding method for a digital baseband signal comprising: dividing a data bit interval having a bit center into at least two time apertures, each time aperture in turn being divided into one or more time segments; selecting a first subset of said plurality of time segments in a first one of said at least two apertures, said first subset of said plurality of time segments ending prior to said bit center; selecting a second subset of said plurality of time segments in a second one of said at least two apertures from said remaining plurality of time segments, which second subset of said plurality of time segments ends after said bit center; and encoding said digital baseband signal to correspond to said first and second subsets of time segments.
2. The method of Claim 1 wherein said data bit interval has a starting time and further comprising changing the polarity of said digital baseband signal responsive to the start of said data bit interval, then encoding a polarity reversal associated with said digital baseband signal based upon time duration of said first and second subset of time segments.
3. The method of Claim 1 where in selecting said first and second subset of time segments have relative durations representative of digital ones and zeros associated with said digital baseband signal.
4. The method of Claim 1 wherein said digital baseband signal has a rising edge and falling edge, and further comprising selecting between a first and second operational mode, said method comprising in said first operational mode said rising edge as a clock timing and leading edge of said data bit interval, and timing of said falling edge as whether said digital baseband signal is a digital one or zero; and said method comprising in said selected second operational mode said falling edge as a clock timing and leading edge of said data bit interval, and timing of said rising edge as whether said digital baseband signal is a digital one or zero.
5. The method of Claim 2 wherein a sum of said time durations of said first and second time subsets equals the sum of said time durations of all of said plurality of time segments in said at least two apertures.
6. The method of Claim 2 wherein said first and second subset of time segments are converted to first and second frequencies generated by a frequency shift means or a direct digital synthesizer producing a modulation index which is less than approximately 0.1 , which alters the nature of the modulated signal from that of a carrier plus two sidebands to that of a narrow biphase single sideband alone.
7. The method of Claim 6 wherein said data bit has a rising edge and falling edge, and further comprising selecting between a first and second operational mode, said method comprising in said first operational mode said rising edge as a clock timing and leading edge of said data bit interval, and timing of said falling edge as whether said data bit is a digital one or zero, and said method comprising in said selected second operational mode said falling edge as a clock timing and leading edge of said data bit interval, and timing of said rising edge as whether said data bit is a digital one or zero; and wherein a third frequency, corresponding to a third subset of time segments, is obtained by dividing the data bit interval in said first operational mode by two.
8. A digital data transmission method comprising : aperture encoding a digital baseband signal, said aperture coding comprising: dividing a data bit interval having a bit center into a plurality of time segments; selecting a first subset of said plurality of time segments, each ending prior to said bit center; and selecting a second subset of said plurality of time segments comprised of all remaining ones of said plurality of time segments not included in said first subset of time segments, each of which ends after said bit center; phase or frequency shift modulating a transmitted signal using said aperture coded digital data; and transmitting said phase or frequency modulating a transmitted signal.
9. The method of Claim 8 further comprising superimposing additional information upon said modulated transmitted signal using low level amplitude modulation.
10. The method of Claim 8 wherein transmitting said phase or frequency modulating a transmitted signal comprises transmitting said aperture coded digital data at baseband over wires.
11. The method of Claim 8 wherein transmitting said phase or frequency modulating a transmitted signal comprises transmitting said aperture coded digital data at radio frequencies in which said aperture coded digital data is used to modulate a carrier frequency.
12. The method of Claim 11 wherein said transmitting said aperture coded digital data comprises transmitting a single sideband signal with a suppressed carrier, wherein said sideband is located at a frequency equal to said suppressed carrier but offset positively or negatively from said carrier by not more than the data rate.
13. The method of Claim 11 wherein said transmitting said aperture coded digital data comprises transmitting a single sideband signal with a suppressed carrier, wherein said sideband is located at a frequency equal to said suppressed carrier but offset positively or negatively from said carrier by not more than one half the data rate.
14. The method of Claim 12 wherein said suppressed carrier is a multiple of the data rate.
15. The method of Claim 12 further comprising passing said single sideband through a very narrow bandpass filter which passes only a center frequency of said sideband plus or minus a first predetermined variance so that a very high bandwidth efficiency and excellent signal-to-noise ratio are obtained.
16. The method of Claim 8 further comprising receiving and decoding said phase or frequency modulated transmitted signal with a phase detecting or discriminating circuit which is responsive to phase or frequency shifts respectively, but does not utilize a carrier or other reference signal.
17. The method of Claim 8 further comprising receiving and decoding said phase or frequency modulated transmitted signal with a narrow bandwidth crystal filter, and a sample and hold or correlator circuitry.
18. The method of Claim 8 further comprising receiving and decoding said phase or frequency modulated transmitted signal by differentiating and a Manchester decoding said transmitted signal.
19. The method of Claim 8 further comprising receiving and decoding said phase or frequency modulated transmitted signal by detecting peaks of said transmitted signal as said aperture coded digital data.
20. The method of Claim 8 where in transmitting said phase or frequency modulated transmitted signal no coherent carrier frequency is used so that transmission is insensitive to Doppler frequency offsets when transmitting by means of a relay or satellite.
21. An apparatus comprising: an encoder which receives a source signal and aperture encodes it; a transmitter coupled to said encoder; a receiver which communicates with said transmitter and detects said aperture coded source signal; and, a decoder coupled to said receiver which decoder decodes said aperture coded source signal; wherein said aperture coding comprises: dividing a data bit, having a bit center, into a plurality of time segments; selecting a first subset of time segments from said plurality of time segments, each of said first subset of time segments ending close to said bit center; and, selecting a second subset of time segments from said remaining plurality of time segments, each of said second subset of time segments starting after said first subset of time segments; wherein the duration of said first and second subsets of time segments depend upon whether said source signal is a digital one or zero.
22. An apparatus comprising: an encoder means for aperture coding a source signal; a transmitter means for transmitting said aperture coded source signal; a receiver means for detecting and receiving said aperture coded source signal; and, a decoder means for decoding said aperture coded source signal; wherein said aperture coding comprises: dividing a data bit, having a bit center, into a plurality of time segments; selecting a first subset of time segments from said plurality of time segments, each of said first subset of time segments ending close to said bit center; and, selecting a second subset of time segments from said remaining plurality of time segments, each of said first subset of time segments starting after said first subset of time segments; wherein the duration of said first and second subsets of time segments depend upon whether said source signal is a digital one or zero.
23. An encoding method for generating a digital baseband signal
derived from a multiplicity of input data bits, wherein each input data bit is
characterized by a temporal data bit length, a temporal bit center and a
temporal state indicative of a logical state, said encoding method comprising:
receiving one of said multiplicity of input data bits; and
generating an encoded digital baseband signal characterized by a temporal state indicative of a logical state, which encoded digital baseband signal changes its temporal state according to whether said one input data bit changes its temporal state at a time prior to or after said temporal bit center.
24. The method of Claim 23 wherein said encoded digital baseband signal has two polarities, wherein said one input data bit has a starting time, and wherein generating said encoded digital baseband signal comprises changing said polarity of said encoded digital baseband signal responsive to said starting time of said one input data bit, then changing back said polarity of said digital baseband signal when said one input data bit changes state.
25. The method of Claim 23 wherein said encoded digital baseband signal has a first state during a first time period with a first duration and a second state during a second time period with a second duration, wherein generating said encoded digital baseband signal generates said first and second durations to correspond to digital ones and zeros of said one input data bit.
26. The method of Claim 23 wherein said encoded digital baseband signal has a rising, leading edge of said digital baseband signal and a falling, trailing edge, and wherein generating said encoded digital baseband signal generates a clock frequency based on said rising, leading edge, and generates said falling, trailing edge at a time dependent upon whether said one input data bit is a digital one or zero.
27. The method of Claim 23, wherein said encoded digital baseband signal has a rising, falling edge of said digital baseband signal and a falling, leading edge, and wherein generating said encoded digital baseband signal generates a clock frequency based on said falling, leading edge, and generates said rising, trailing edge at a time dependent upon whether said one input data bit is a digital one or zero.
28. The method of Claim 23 wherein generating said encoded digital baseband signal generates said states of said encoded digital baseband signal as two frequencies to produce a modulation index less than approximately 0.1 , which alters the nature of said encoded digital baseband signal from that of a carrier plus two sidebands to that of a narrow biphase single sideband alone.
29. The method of Claim 28 where generating said encoded digital
baseband signal generates said encoded digital baseband signal with a
temporal duration and further comprises:
extending said temporal duration of said encoded digital baseband
signal;
generating a first and second frequency corresponding to said falling
edge depending on whether said one input data bit is a digital one or zero
respectively; and
generating a third frequency corresponding to a repeat of the digital state of said one input data bit in the next sequential input data bit of said multiplicity of input data bits.
30. A method for the transmission of digital data and additional
information comprising:
encoding digital data using an aperture coding;
transmitting the aperture coded digital data utilizing phase or frequency
shift modulation; and,
receiving and decoding the phase or frequency shift modulated transmitted aperture coded digital data.
31. The method of Claim 30 further comprising superimposing said additional information upon said encoded digital data using low level amplitude modulation.
32. The method of Claim 30 wherein said multiplicity of input data bits
has a data rate and where encoding digital data using said aperture coding
comprises:
dividing a data bit interval, having a bit center, in time into a plurality of
apertures;
selecting a first subset of apertures from said plurality of apertures,
each of which apertures of said first subset end close to said bit center; and,
selecting a second subset of apertures comprised of all of said
remaining plurality of apertures not included in said first subset, each of which
apertures of said second subset start after said first subset of apertures; and
wherein said aperture coding results in a narrow Fourier spectrum containing no low frequency components and is offset from 0 Hz by a quantity equal to said data rate.
33. The method of Claim 30 wherein said encoded digital data is transmitted over wires.
34. The method of Claim 30 wherein said encoded digital data is transmitted at radio frequencies and said aperture coding is utilized to modulate a carrier frequency within said at radio frequencies.
35. An apparatus for use with source signals comprising:
means for aperture coding said source signals;
means for transmitting said aperture coded source signals; means for receiving and detecting said aperture coded source signals;
and
means for decoding said aperture coded source signals;
wherein said aperture coding comprises:
dividing a data bit interval, having a bit center, in time into a
plurality of apertures;
selecting a first subset of apertures from said plurality of
apertures, each of which apertures of said first subset end close to said
bit center; and,
selecting a second subset of apertures comprised of all of said
remaining plurality of apertures not included in said first subset, each of
which apertures of said second subset start after said first subset of
apertures; and
wherein each of said apertures of said first and second subsets of apertures has a duration which depends on whether a corresponding source signal is a digital one or zero.
PCT/US1998/023140 1997-11-03 1998-10-30 Digital modulation employing single sideband with suppressed carrier WO1999023754A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
HU0101472A HUP0101472A3 (en) 1997-11-03 1998-01-30 Method and apparatus for digital modulation employing single sideband
KR1020007004828A KR20010031763A (en) 1997-11-03 1998-10-30 Digital modulation employing single sideband with suppressed carrier
JP2000519505A JP2001522186A (en) 1997-11-03 1998-10-30 Digital modulation using single sideband with suppressed carrier
CA002308064A CA2308064A1 (en) 1997-11-03 1998-10-30 Digital modulation employing single sideband with suppressed carrier
AU12935/99A AU1293599A (en) 1997-11-03 1998-10-30 Digital modulation employing single sideband with suppressed carrier
IL13591798A IL135917A0 (en) 1997-11-03 1998-10-30 Digital modulation employing single sideband with supressed carrier
EP98956404A EP1027768A1 (en) 1997-11-03 1998-10-30 Digital modulation employing single sideband with suppressed carrier
BR9816143-1A BR9816143A (en) 1997-11-03 1998-10-30 Digital modulation using single adjacent band with cut carrier
NO20002329A NO20002329L (en) 1997-11-03 2000-05-03 Digital modulation using single sideband with suppressed carrier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/963,237 1997-11-03
US08/963,237 US5930303A (en) 1996-11-04 1997-11-03 Digital modulation employing single sideband with suppressed carrier

Publications (1)

Publication Number Publication Date
WO1999023754A1 true WO1999023754A1 (en) 1999-05-14

Family

ID=25506957

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/023140 WO1999023754A1 (en) 1997-11-03 1998-10-30 Digital modulation employing single sideband with suppressed carrier

Country Status (14)

Country Link
US (1) US5930303A (en)
EP (1) EP1027768A1 (en)
JP (1) JP2001522186A (en)
KR (1) KR20010031763A (en)
CN (1) CN1285972A (en)
AU (1) AU1293599A (en)
BR (1) BR9816143A (en)
CA (1) CA2308064A1 (en)
HU (1) HUP0101472A3 (en)
IL (1) IL135917A0 (en)
NO (1) NO20002329L (en)
RU (1) RU2000114241A (en)
TR (1) TR200001208T2 (en)
WO (1) WO1999023754A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1175053A2 (en) * 2000-07-18 2002-01-23 Integrated Memory Logic, Inc. Inter-chip communication using a combination of transition and level coding

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5963595A (en) * 1997-09-08 1999-10-05 Tut Systems, Inc. Method and apparatus for encoding and decoding a bit sequence for transmission over POTS wiring
US8050345B1 (en) * 1999-08-09 2011-11-01 Kamilo Feher QAM and GMSK systems
US6470055B1 (en) * 1998-08-10 2002-10-22 Kamilo Feher Spectrally efficient FQPSK, FGMSK, and FQAM for enhanced performance CDMA, TDMA, GSM, OFDN, and other systems
US7079584B2 (en) * 1998-08-10 2006-07-18 Kamilo Feher OFDM, CDMA, spread spectrum, TDMA, cross-correlated and filtered modulation
US7548787B2 (en) 2005-08-03 2009-06-16 Kamilo Feher Medical diagnostic and communication system
US6678321B1 (en) 1998-09-15 2004-01-13 Tut Systems, Inc. Method and apparatus for transmitting and receiving a symbol over pots wiring using a multi-cycle waveform
US9307407B1 (en) 1999-08-09 2016-04-05 Kamilo Feher DNA and fingerprint authentication of mobile devices
US7260369B2 (en) 2005-08-03 2007-08-21 Kamilo Feher Location finder, tracker, communication and remote control system
US9373251B2 (en) 1999-08-09 2016-06-21 Kamilo Feher Base station devices and automobile wireless communication systems
US9813270B2 (en) 1999-08-09 2017-11-07 Kamilo Feher Heart rate sensor and medical diagnostics wireless devices
WO2001054330A1 (en) * 2000-01-18 2001-07-26 Harold Walker A method and apparatus for improved cellular telephone communications
US6775323B1 (en) 2000-02-25 2004-08-10 National University Of Singapore Data coding system
US6862317B1 (en) 2000-07-25 2005-03-01 Thomson Licensing S.A. Modulation technique providing high data rate through band limited channels
US6512799B2 (en) 2001-02-06 2003-01-28 University Of South Alabama Digital communication system and method for increased bit rates
US20040096021A1 (en) * 2002-11-14 2004-05-20 Unb Technologies, Inc. Communications methods for narrow band demodulation
US20040096010A1 (en) * 2002-11-14 2004-05-20 Unb Technologies Inc. Communications system including a narrow band modulator
US20040109497A1 (en) * 2002-11-14 2004-06-10 Unb Technologies, Inc. Communications system including a narrow band demodulator
US7421004B2 (en) * 2004-10-05 2008-09-02 Kamilo Feher Broadband, ultra wideband and ultra narrowband reconfigurable interoperable systems
US7359449B2 (en) * 2004-10-05 2008-04-15 Kamilo Feher Data communication for wired and wireless communication
WO2006053002A2 (en) * 2004-11-08 2006-05-18 Photron Research And Development Pte Ltd. Systems and methods for high-efficiency transmission of information through narrowband channels
US7269230B2 (en) * 2004-11-08 2007-09-11 Photron Research And Development Pte Ltd. Systems and methods for designing a high-precision narrowband digital filter for use in a communications system with high spectral efficiency
US7336723B2 (en) * 2004-11-08 2008-02-26 Photron Research And Development Pte Ltd. Systems and methods for high-efficiency transmission of information through narrowband channels
JP2006303663A (en) * 2005-04-18 2006-11-02 Nec Electronics Corp Optically-coupled isolation circuit
US10009956B1 (en) 2017-09-02 2018-06-26 Kamilo Feher OFDM, 3G and 4G cellular multimode systems and wireless mobile networks
US7280810B2 (en) * 2005-08-03 2007-10-09 Kamilo Feher Multimode communication system
CN101673336B (en) * 2008-09-12 2012-05-23 晨星软件研发(深圳)有限公司 Decoding device and decoding method
US20100183053A1 (en) * 2009-01-20 2010-07-22 Tran Duke H System and apparatus for data transmission
US11876659B2 (en) 2017-10-27 2024-01-16 Terawave, Llc Communication system using shape-shifted sinusoidal waveforms
WO2019084564A1 (en) 2017-10-27 2019-05-02 Terawave, Llc High spectral efficiency data communications system
CN108040022B (en) * 2017-12-25 2023-12-29 中天启明石油技术有限公司 Bus coding and decoding device and method for measurement while drilling instrument
RU2770420C1 (en) * 2021-05-25 2022-04-18 Федеральное государственное бюджетное образовательное учреждение высшего образования "Московский автомобильно-дорожный государственный технический университет (МАДИ)" Method for encoding digital information in a radio channel

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4406009A (en) * 1979-04-30 1983-09-20 Gte Automatic Electric Incorporated Method and apparatus for converting binary information into a single-sideband 3-level correlative signal
US4507794A (en) * 1983-05-04 1985-03-26 Jones Stephen K Filtered Manchester Coded PSK transmission system
US4742532A (en) * 1986-05-08 1988-05-03 Walker Harold R High speed binary data communication system
US5185765A (en) * 1986-05-08 1993-02-09 Walker Harold R High speed data communication system using phase shift key coding
US5475705A (en) * 1993-04-29 1995-12-12 Ericsson Ge Mobile Communications Inc. Demodulator for Manchester-coded FM signals
US5781076A (en) * 1996-07-02 1998-07-14 Fujitsu Limited Digital quadrature amplitude modulators

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4497060A (en) * 1982-12-08 1985-01-29 Lockheed Electronics Co., Inc. Self-clocking binary receiver
US4540957A (en) * 1983-05-06 1985-09-10 Continental Electronics Mfg. Co. Amplitude modulator forms two phase-shifted pulse trains and combines them
US4866737A (en) * 1987-07-21 1989-09-12 Bruce Seifried High speed voiceband data transmission and reception
JPH0669969A (en) * 1992-05-29 1994-03-11 Nec Corp Quadruple phase modulator
JPH06104943A (en) * 1992-09-21 1994-04-15 Nec Corp Four-phase modulator
JP3387999B2 (en) * 1993-11-19 2003-03-17 松下電器産業株式会社 Digital quadrature modulator
EP0693844B1 (en) * 1994-07-20 2005-12-07 Nippon Telegraph And Telephone Corporation Digital quadrature modulator

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4406009A (en) * 1979-04-30 1983-09-20 Gte Automatic Electric Incorporated Method and apparatus for converting binary information into a single-sideband 3-level correlative signal
US4507794A (en) * 1983-05-04 1985-03-26 Jones Stephen K Filtered Manchester Coded PSK transmission system
US4742532A (en) * 1986-05-08 1988-05-03 Walker Harold R High speed binary data communication system
US5185765A (en) * 1986-05-08 1993-02-09 Walker Harold R High speed data communication system using phase shift key coding
US5475705A (en) * 1993-04-29 1995-12-12 Ericsson Ge Mobile Communications Inc. Demodulator for Manchester-coded FM signals
US5781076A (en) * 1996-07-02 1998-07-14 Fujitsu Limited Digital quadrature amplitude modulators

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1175053A2 (en) * 2000-07-18 2002-01-23 Integrated Memory Logic, Inc. Inter-chip communication using a combination of transition and level coding
EP1175053A3 (en) * 2000-07-18 2003-10-01 Integrated Memory Logic, Inc. Inter-chip communication using a combination of transition and level coding

Also Published As

Publication number Publication date
JP2001522186A (en) 2001-11-13
KR20010031763A (en) 2001-04-16
NO20002329L (en) 2000-06-28
AU1293599A (en) 1999-05-24
NO20002329D0 (en) 2000-05-03
US5930303A (en) 1999-07-27
BR9816143A (en) 2002-04-09
RU2000114241A (en) 2002-05-27
EP1027768A1 (en) 2000-08-16
HUP0101472A3 (en) 2002-05-28
CN1285972A (en) 2001-02-28
IL135917A0 (en) 2001-05-20
HUP0101472A2 (en) 2001-09-28
TR200001208T2 (en) 2000-08-21
CA2308064A1 (en) 1999-05-14

Similar Documents

Publication Publication Date Title
US5930303A (en) Digital modulation employing single sideband with suppressed carrier
EP0412427B1 (en) Sample-and-hold digital phase-locked loop for ASK signals
US5864585A (en) Cosine segment communications system
AU769804B2 (en) Digital signal modulation system
US6775324B1 (en) Digital signal modulation system
US6411661B1 (en) Digital timing recovery loop for GMSK demodulators
US4823363A (en) Phase-locked clock regeneration circuit for digital transmission systems
US5789991A (en) FSK modulating and demodulating apparatus wherein each binary data is represented by same number of cycles of modulated signal
US4153814A (en) Transition coding method for synchronous binary information and encoder and decoder employing the method
Leib et al. Error-control properties of minimum shift keying
US3932705A (en) Psk telemetering synchronization and demodulation apparatus including an ambiguity eliminating device
EP0066338A1 (en) FM-broadcasting system with transmitter identification by means of a binary phase-modulated, differentially coded code signal
US4599735A (en) Timing recovery circuit for synchronous data transmission using combination of L Bi phase and modified biphase codes
EP0499479B1 (en) Clock regeneration circuit
US4577335A (en) Coherent data communications technique
US4281292A (en) Sampling system for decoding biphase-coded data messages
US6163208A (en) One bit digital phase shift keyed carrier recovery and demodulator circuit
US3406255A (en) Data transmission techniques using orthogonal fm signal
Róka The utilization of the VMSK modulation at the signal transport by means of XDSL technologies
US20100321126A1 (en) Method of Modulating A Carrier to Transmit Power to a Device, and Modulator Adapted to do the Same
Walker et al. 3.2 Wireless Communications Using Spectrally Efficient VMSK/2 Modulation
CA2335849A1 (en) Method for doubling levels of coding
KR20070122477A (en) Method and arrangement for recovering a binary dc-free code from a frequency modulated signal
JPS6212241A (en) Digital transmission system
JPS5925502B2 (en) MSK signal synchronous demodulation method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 135917

Country of ref document: IL

Ref document number: 98812895.0

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

ENP Entry into the national phase

Country of ref document: CA

Ref document number: 2308064

Country of ref document: CA

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 504294

Country of ref document: NZ

Ref document number: 2000/01208

Country of ref document: TR

Ref document number: PA/A/2000/004249

Country of ref document: MX

ENP Entry into the national phase

Ref document number: 2000 200000467

Country of ref document: RO

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020007004828

Country of ref document: KR

Ref document number: 12935/99

Country of ref document: AU

Ref document number: 1998956404

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2000 519505

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 09530756

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 1998956404

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020007004828

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1998956404

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 1020007004828

Country of ref document: KR