WO1999025027A1 - Solid state photodetector with light-responsive rear face - Google Patents

Solid state photodetector with light-responsive rear face Download PDF

Info

Publication number
WO1999025027A1
WO1999025027A1 PCT/US1998/023784 US9823784W WO9925027A1 WO 1999025027 A1 WO1999025027 A1 WO 1999025027A1 US 9823784 W US9823784 W US 9823784W WO 9925027 A1 WO9925027 A1 WO 9925027A1
Authority
WO
WIPO (PCT)
Prior art keywords
photodiode
substrate
front face
electrodes
active region
Prior art date
Application number
PCT/US1998/023784
Other languages
French (fr)
Other versions
WO1999025027A8 (en
Inventor
Roger W. Forrest
Harold Melkonian
Original Assignee
Advanced Photonix, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Photonix, Inc. filed Critical Advanced Photonix, Inc.
Publication of WO1999025027A1 publication Critical patent/WO1999025027A1/en
Publication of WO1999025027A8 publication Critical patent/WO1999025027A8/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/02002Arrangements for conducting electric current to or from the device in operations
    • H01L31/02005Arrangements for conducting electric current to or from the device in operations for device characterised by at least one potential jump barrier or surface barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02162Coatings for devices characterised by at least one potential jump barrier or surface barrier for filtering or shielding light, e.g. multicolour filters for photodetectors
    • H01L31/02164Coatings for devices characterised by at least one potential jump barrier or surface barrier for filtering or shielding light, e.g. multicolour filters for photodetectors for shielding light, e.g. light blocking layers, cold shields for infrared detectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]

Definitions

  • This invention relates to semiconductor photodiodes having a rear side, light responsive face.
  • Photodiodes are well known and commercially available. Typically, such a photodiode has a PN junction formed adjacent to a front face of the device with electrodes formed on that face. The rear face of the photodiodes includes an opaque electrical contact.
  • Photodiodes having light responsive rear faces also have been made for a variety of applications, mostly military. Such devices have opaque surface layers on the front face precluding the possibility of light reaching that face.
  • the rear face also includes electrodes.
  • the devices are quadrature devices having four discrete sensor areas and are used, for example, for laser guided missile controls.
  • a surface mounted semiconductor photodiode is provided on a circuit carrier.
  • the photodiode includes a light sensitive semiconductor substrate, with an integral light filter extending across the rear surface of the substrate.
  • Two or more electrodes extend from the front surface of the substrate and are bonded to circuit elements on the surface of the carrier.
  • the photodiode is thus surface mounted with its light sensitive rear face facing away from the carrier, with an integral filter over the rear face to accept incident light of desired wavelengths.
  • a method for forming a surface mounted photodiode.
  • a light sensitive semiconductor substrate is provided.
  • a plurality of electrodes are formed on the front face of the substrate, and a filter is deposited on the rear face of the substrate.
  • the electrodes are adhered with conductive adhesive to a plurality of circuit elements on a circuit carrier.
  • a semiconductor photodiode is mounted upon a circuit carrier.
  • the photodiode has a light-sensitive semiconductor substrate with a front face and a rear face.
  • An integral light filter extends across the rear face, while an electrically-doped active region is formed at the front face. In its mounted configuration, the active region aligns with and is in optically communication with an aperture formed through the carrier.
  • Figures 1 and 2 are a schematic cross section and top view, respectively, of a double-sided photodiode in accordance with the principles of this invention
  • Figure 3 is a schematic cross-section of a photodiode of the type shown in Figure 1 with the front face occluded;
  • Figures 4A and 4B are schematic side views of a photodiode of the type shown in Figure 1 mounted on a conductor trace and on a flexible circuit with a stiffener, respectively;
  • Figure 5 is a responsivity curve for the photodiodes of Figure 1;
  • Figure 6 is a system schematic for an application of the two-sided photodiode of Figure 1;
  • Figure 7 is a schematic cross-section of a photodiode constructed in accordance with a surface mount embodiment;
  • Figure 8 is a top plan view of the photodiode of Figure 7;
  • Figure 9 is a flow chart generally illustrating a fabrication process for manufacturing the photodiode of
  • Figure 10 is a schematic cross-section of the photodiode of Figure 7, surface mounted upon a carrier with the rear face up;
  • Figure 11 is a schematic cross-section of a double-sided photodiode, in accordance with another surface mount embodiment.
  • FIG. 1 shows a schematic cross-section of a photodiode 10 in accordance with the principles of this invention.
  • the photodiode includes an N-type body region 11 having front and rear faces 13 and 14 respectively.
  • the rear face includes an N+ surface layer 16 extending over the entire rear face.
  • the front face, 13, includes a P+ surface region 17 and an N + region 18.
  • the P+ region is circular and the N + region encompasses the P+ surface region, although it will be understood that other geometric arrangements are also possible.
  • Electrodes 19 and 20 are formed on front surface 13 and are connected to P+ region 17 and to N + region 18 respectively.
  • the surface area between electrodes 19 and 20 can be passivated, typically with a thermally grown Si0 2 layer 22, as shown.
  • the area encompassed by electrode 19 is coated with anti-reflective coating 23 in the embodiment of Figure 2.
  • the rear face 14 of photodiode 11 is covered with a filter 24 which adjusts the wavelength characteristics of light on the rear face 14.
  • the illustrated rear face 14 also includes a metal framing layer 25 which provides mechanical stability to the device.
  • Figure 3 shows a portion of a photodiode 30 of the type shown in Figure 1, including a front surface 33 illustrated with a central, circular P+ region 34 and an encompassing N+ region 35.
  • a metal layer 36 serving as an electrode, covers the entire P+ region, thus preventing light from reaching the front face of the photodiode.
  • Such a device need not have a filter on the rear face as shown in Figure 3, as is also true of an embodiment of the type shown on Figure 1.
  • Figures 4A and 4B show two embodiments where a sensor is mounted on a rigid lead frame and on a flexible circuit, respectively.
  • Figure 4A shows an embodiment where a rear face, light sensitive photodiode 39 is positioned face down on a rigid lead frame, which includes an aperture to permit light to reach the rear face.
  • the lead frame is designated 40 in Figure 4A but may comprise a flexible carrier of, for example, Kapton with metal traces on the surface 41 as viewed in Figure 4B.
  • the aperture is designated 42 in Figure 4A, allowing light to reach rear face 43.
  • the aperture is designated 46 in Figure 4B.
  • the arrangement shown in Figure 4B permits a low profile sensor to be mounted electrically in a manner to permit relatively high sensitivity at relatively low cost where the rear face is free of incumbrance (i.e., electrodes) for ease of deposition of a filter.
  • Figure 5 is a typical plot of silicon sensitivity, plotting respo ⁇ sivity in amperes per watt versus wavelength in nanometers. It is clear from the figure that the front face wavelength distribution extends from less than 400 nanometers to over eleven-hundred with a peak at 946 nanometers. The rear face wavelength distribution extends from about 450 nanometers to about 930 nanometers with a peak at about 880 nanometers.
  • a typical rear face filter of a combination of silicon-oxides and metallic-oxides changes the wavelength distribution of incident (white) light to more closely match the rear face curve of Figure 5, as will be understood by one of skill in the art of optical filtration.
  • FIG. 6 shows a schematic of a system which employs a two-sided, light responsive device of the type shown in Figure 1.
  • the system employs a light source 60 directing light at beam (or color) splitter 61.
  • Splitter 61 diverts light into modulators 63 and 64 to mirrors 65 and 66, respectively.
  • Mirrors 65 and 66 direct light to the rear face and to the front face of two sided photodiode 68.
  • Photodiode 68 includes an electrode 70 connected to the P+ surface region (see 19 of Figure 1) and an electrode 71 connected to the N + region (see 18 of Figure 1).
  • Electrode 71 is connected to ground as shown in Figure 6, or can be operated at a reverse bias in other arrangements.
  • Electrode 70 is connected to the negative input of an inverting amplifier 74.
  • a feedback loop 76 connects the amplifier output to the negative input.
  • This system implements a data path adjusted with respect to a reference path by a single photodiode and may be used, for example, to adjust various systems correcting, o ⁇ -the-fly, any unwanted drift characteristic of the system.
  • a prior art system of this type employs two photodiodes each connected to its own amplifier, the outputs of which are connected to inputs of a comparator. Such a system was disclosed, for example, at the seventh International Symposium of IMEKO Technical Committee on Photon-Detectors, Braunschweig, West Germany, May 17-19, 1976 in a paper entitled "Spectral Radiometry; A New Approach Based on Electro-Optics" by J.
  • a photodiode in accordance with one embodiment has very low capacitance ( ⁇ or equal 5 pfd @ 15 Volts) and a high frequency of operation ( ⁇ or equal 8 ns rise/fall time) and has the responsivity curve of Figure 5 on the front face.
  • FIGs 7 and 8 illustrate a photodiode 100 in accordance with another embodiment.
  • the photodiode 100 comprises a semiconductor substrate 101, desirably formed of n-type silicon. It will be understood that, for other arrangements, the silicon can be p-type, and the conductivity of other regions discussed below would be reversed.
  • the silicon substrate 101 is responsive to light with wavelengths in the range of about 200 ⁇ m to 1,200 nm.
  • the substrate 101 has a thickness suitable for responsive rear face applications, preferably less than about 0.011 inch.
  • the illustrated substrate has a thickness of about 0.008 inch (203 ⁇ m).
  • the substrate 101 comprises a heavily doped active region 102, which forms a PN junction with the surrounding intrinsic silicon of the substrate 101, and a heavily doped contact region 104 of the same conductivity type as the surrounding intrinsic silicon.
  • Each of these regions 102, 104 are formed at a front face 105 of the substrate 101.
  • these regions take the form of a central P+ region 102 and an encompassing N+ region 104. It will be understood that other diode and contact configurations are also possible (e.g., the N + region need not surround the P+ region), and that the conductivity types can be reversed, as noted above.
  • the regions 102 and 104 are heavily doped (e.g., about 10' 9 atoms/cm 3 ) to a depth of about 1 ⁇ m, while the doped regions are separated by about 200 to 300 ⁇ m. Note that the figures are not drawn to scale.
  • the photodiode 100 is illustrated with a configuration advantageous for surface mounting upon a carrier.
  • the P+ region 102 extends asymmetrically further to the right than to the left (from the sectional view of Figure 7), while the surrounding N+ region 104 is made more narrow on the right side.
  • an electrode 106 makes contact to only one side of the annular N+ region 104, while a second electrode 108 is positioned at a distal end of the P+ region 102.
  • the illustrated arrangement of the electrodes 106, 108 is advantageous for proper alignment of the contacts during surface mounting, while minimizing risk of shorting the electrodes.
  • Each of the electrodes 106, 108 extends through one or more layers of insulating material 110, 112 to make electrical contact with the front face 105 of the substrate 101.
  • the lower insulating layer 110 includes field oxide regions between and outside doped areas and a relatively thinner insulating or passivating layer over doped areas.
  • each of the electrodes has a T-shaped configuration, with a relatively narrow contact portion 114 extending through the insulating material 110, 112 and a wider cap portion 118 overlying the insulating layer 112.
  • the electrodes preferably include multiple conductive layers.
  • the illustrated electrodes 106, 108 comprise a titanium (Ti) layer 122 in direct contact with the substrate front face 105 and over a horizontal portion of the insulating layer 112; a palladium (Pd) layer 124 overlying and contacting the Ti layer 122; and a silver (Ag) layer 126 overlying and contacting the Pd layer 124.
  • Ti titanium
  • Pd palladium
  • Au silver
  • the illustrated embodiment also includes an opaque layer 130, preferably comprising a metal layer embedded within the insulating layer(s) 110, 112 over the photodiode front face 105.
  • the preferred opaque layer 130 comprises a sufficiently thick layer of aluminum (Al) to prevent light from reaching the front face 105 of the substrate 101.
  • Al aluminum
  • the Al layer 130 of the illustrated embodiment is about 5,000 A thick. It will be understood that, in alternative arrangements, the light blocking function can be served by one of the insulating layers, if an appropriately opaque insulating material is utilized.
  • the Al layer 130 includes openings wide enough to allow the contact portion 114 of each electrode 106, 108 to extend through without shorting the electrodes 106, 108 to one another.
  • a spacing or gap 132 surrounding each electrodes 106, 108 separates the contact portion 114 of each electrode from the surrounding Al layer 130.
  • the gap 132 is between 50 ⁇ m and 100 ⁇ m in width. While this spacing 132 would otherwise allow some light to leak to the front face 101, the wider cap portion 118 of each electrode overlaps with and creates a shadow over the open gaps 132, thereby minimizing any light leakage.
  • the greater width of the cap portions 118 additionally facilitates alignment of the electrodes 106, 108 during surface mounting upon a carrier with electrical circuits, as will be described further with respect to Figure 10.
  • a rear face 135 of the substrate 101 is defined as the side of the substrate opposite that of the N+ contact region 104 and the P+ active region 102 to which the electrodes 106 and 108, respectively, make contact.
  • an N+ depletion stop region 137 extends across the rear face 135, at least in a region adjacent the P+ region 102 on the front face 105. This region 137 lowers the potential for leakage currents due to surface recombination, and serves as a stop for the depletion region.
  • the depletion stop 137 extends across the entire rear face 135.
  • An optical filter 139 is formed over the rear face 135, at least in a region adjacent the P+ region 102 on the front face 105.
  • the illustrated filter 139 extends over the entire rear face 135.
  • Typical filter materials include dielectric stacks (e.g., silicon oxides, metal oxides, etc.) and/or se ireflective metallic layers.
  • the filter 1 9 preferably comprises an environmentally stable hard material to protect the photodiode 100 from the environment of use, most preferably comprising metallic or silicon oxide directly deposited over the substrate rear face 135, to form an integral part of the photodiode 100.
  • the filter 139 serves to confine light reaching the substrate 101 to those wavelengths of interest.
  • the illustrated photodiode 100 can be constructed to permit 80% of light with wavelengths in the range of 700 to 750 nm.
  • the filter 139 blocks light outside the wavelengths of interest down to a transmission rate of about 0.1% to 1%.
  • Such a filter optimally detects wavelengths produced by laser diodes with 710 nm emitters, such as may be used in bar code scanners. Filters suitable for different bandwidths and transmission requirements for particular applications can be provided by a variety of optical filter companies that provide optical coatings, and preferably hard optical coatings.
  • the filter 139 can be configured to be sensitive to light emissions from sources such as HeNe lasers, GaAIAs LEDs and laser diodes, GaAs LEDs and laser diodes, or ND:YAG lasers.
  • the photodiode 100 can also include a rear face opaque layer 142, as shown, with a window or aperture
  • this layer 142 is preferably also a deposited metal layer, forming an integral part of the photodiode 100.
  • the light blocking function can be provided by an independent bracket with an aperture therein, to be applied over the filter 139 when the photodiode is in its operational configuration.
  • This layer 142 advantageously restricts light striking the rear face 135 of the substrate 101 to the region defined by the aperture 143 adjacent the P+ active region 102, thereby improving response time of the photodiode 100.
  • Figure 9 is flow chart showing the general steps involved in fabricating the photodiode 100 of Figures 7-8. A silicon substrate is first provided, as indicated at step 150.
  • Field oxide regions are formed 151 on the front surface of the substrate, in regions which are not to be doped.
  • the field oxide is grown uniformly across the wafer front surface, and regions to be doped are etched away.
  • field oxide can be formed by growing oxide in selective regions through a mask, or by trench and dielectric fill.
  • the N+ and P+ regions can be formed 152 upon the wafer front face 105 ( Figure 7) in a conventional manner, including masking and doping with appropriate dopants.
  • the field oxide regions can form at least a part of the mask, while additional masking portions permit separately doping different regions with dopants of different conductivity type.
  • doping 152 comprises saturating the N+ contact region 104 ( Figure 7) with about 10' 9 atoms/cm 3 of n-type dopants (generally phosphorus, arsenic or antimony) by any suitable process, preferably by implantation.
  • the P+ active region 102 ( Figure 7) is similarly heavily doped with p-type dopants (generally boron).
  • the rear face can then be doped 153 with a shallow N+ surface layer.
  • this step as well as many others in the process flow, can be performed in a different sequence than that shown in Figure 9. It is preferable, however, to dope 153 the rear face prior to any metallization.
  • the surface layer is heavily doped with n-type dopants, such as with about 10" atoms/cm 3 of phosphorus.
  • Steps 154 through 166 represent a preferred sequence of steps in forming the electrodes 106, 108 of the embodiment illustrated in Figure 7, which is advantageous for surface-mounting the photodiode 100.
  • an insulating or passivating layer is formed 154 over the front surface.
  • An exemplary passivating layer forming step 154 comprises thermally growing about 3,500 A of silicon dioxide upon the substrate front surface. It will be understood, however, that the insulating layer can also be deposited in other arrangements.
  • the preferred thermally grown passivating layer, in combination with the field oxide regions grown in step 151, completes the first insulating layer 110 shown in Figure 7.
  • a front light blocking or opaque layer can optionally be formed 156.
  • the light blocking layer comprises a material of sufficient thickness to be opaque, such as the exemplary 3,500 A aluminum layer 130 ( Figure 7).
  • the front opaque layer electrode contact must be made through both the front opaque layer and the passivating or insulating layer. Since the illustrated front opaque layer comprises a highly conductive metal, the electrodes should not electrically contact the opaque layer. Accordingly, the opaque layer is masked and etched 158 with a relatively wide opening (e.g., 0.010 inch by 0.100 inch), followed by deposition and planarization 160 of a second insulating layer 112 ( Figure 7), such as about 5,500 A of deposited silicon dioxide. The latter step 160 results in embedding the front opaque layer 130, including contact openings therein, within insulating material.
  • Contact vias are then formed 162, such as by conventional mask and etch processes, through the insulating layers and the opening of the optional opaque layer, to expose portions of the N + and P+ doped regions.
  • the opaque layer comprises a conductive material
  • the vias should each be formed more narrow than the openings ⁇ 1- through the opaque layer. In the illustrated example, where the openings are about 0.010 inch by 0.100 inch, the contact vias are about 0.006 inch by 0.080 inch.
  • Conductive layers are next deposited 164 into the contact vias and over the insulating layers.
  • the conductive layers comprise a titanium layer, a palladium layer, and a silver layer, deposited in that order.
  • the total thickness of these layers is about 30,000 A in the illustrated embodiment.
  • this sequence of layers minimizes contact resistance, while providing superior adhesion among the various materials.
  • the titanium which is electrically compatible with doped silicon regions, also provides a barrier to diffusion of contaminating metal atoms from the upper conductive layers and to outward diffusion of dopants from the N+ and P+ regions.
  • One of skill in the art of semiconductor fabrication will also recognize other combinations of conductive layers which will satisfy these considerations.
  • the filled vias represent the contact portions 114 of the electrodes, which is spaced from the illustrated front opaque layer 130 ( Figure 7).
  • the front side of the partially fabricated photodiode is then masked and etched 166 to define the cap portions 118 of the electrodes 106, 108 ( Figure 7).
  • the mask openings for defining the cap portions 118 are wider than the mask openings which were used to define the contact vias at step 162.
  • the mask openings are slightly wider than the openings in the front opaque layer 130 (0.014 inch by 0.104 inch in the given example). The shadow cast by the cap portions thus minimizes light leakage from the front side through the gap between the opaque layer 130 and the contact portion 114 ( Figure 7).
  • the optical filter is then formed 172 by directly depositing one or more dielectric layers over the rear face.
  • the filter materials are selected to filter out unwanted wavelengths of light while passing the desired wavelengths at a particular transmission level.
  • the filter 139 need not be etched to make contact to the underlying substrate 101 and the filter can be constructed from a wide range of materials.
  • hard filter materials can be used to accomplish high quality filtration while at the same time performing a protective function.
  • Typical filter materials comprise dielectric stacks and/or metallic layers such as may be deposited by chemical or physical vapor deposition.
  • Exemplary filter formation 172 includes oxide deposition by ion assisted chemical vapor deposition or sputtering, but it will be understood that other methods can be utilized in forming optical coatings of a hard, protective composition.
  • the preferred hard filter deposition 172 can be performed by any of a variety of optical filter providers. If the photodiode is to include an additional opaque layer, such as the rear face opaque layer 142 of Figure
  • this layer can be formed after filter formation 172.
  • the entire rear face of the photodiode can be left exposed, or a light blocking structure can be formed after photodiode is mounted in its operational configuration, which is discussed below.
  • the photodiode 100 of Figures 7 and 8 is illustrated in a surface mount or "flip chip" configuration over a circuit carrier 190.
  • the drawing is merely schematic and dimensions are exaggerated for purposes of illustration.
  • the carrier 190 can comprise any of a number of substrates, including, among others, ceramic substrates, flex cables, headers, leadfra es, etc., with circuit traces or terminals exposed at the surface.
  • the carrier 190 represents a circuit or PC board (PCB) in the illustrated embodiment, having at least two circuit elements 192, 194 exposed at the surface.
  • PCB PC board
  • the photodiode 100 is mounted upon the exposed circuit elements 192, 194 by way of a conductive adhesive 196.
  • suitable conductive adhesives include solder, solder alloys, evaporated indium or conductive epoxies (e.g, EpotecTM H20E).
  • the photodiode 100 can be mounted to the carrier 190 by applying the conductive adhesive 196 to either the photodiode electrodes 106, 108 and/or to the exposed circuit elements 192, 194.
  • the photodiode 100 can be dipped into a solder pot, which will not adhere to the insulating layer 112 or other protective layer but will adhere to the preferred silver electrodes 106, 108.
  • solder alloy or epoxy can be screen printed.
  • the photodiode electrodes 106, 108 can also be adhered to the carrier circuit elements 192, 194 by evaporating indium, gold, or other metals or metal alloys onto the electrodes and/or the exposed circuit elements.
  • the photodiode 100 is then inverted or flipped and the electrodes 106, 108 aligned with the circuit elements 192, 194.
  • the photodiode is then moved relative to the carrier 190 to make contact. Once the electrodes 106, 108 are in contact with the circuit elements 192, 194, the conductive adhesive 196 can be subjected to reflow and will set to bond the electrodes 106, 108 in electrical contact with the circuit elements 192, 194.
  • the photodiode 100 can be packaged in an encapsulating member 198, as shown.
  • the encapsulating member 198 preferably surrounds the photodiode 100, while the circuit elements 192, 194 protrude from the encapsulating member 198 to become a part of an external circuit (e.g., on the PC board).
  • An exemplary encapsulating material is an optically clear plastic epoxy sold under the trade name EpotecTM 301-2, which can be injected over the photodiode 100 and carrier 190, holding its form by surface tension until the epoxy sets.
  • the preferred hard coat filter 139 additionally protects the light- sensitive surface 135.
  • the encapsulating member can also comprise a hermetically sealed cap, such as a metal transistor outline cap (e.g., gold-plated KovarTM) which is resistance-welded to the carrier on which the diode is mounted.
  • a cap can also include a window adjacent light-sensitive surfaces of the photodiode.
  • the preferred surface mounted photodiode 100 includes an integral filter 139 directly deposited on a substrate rear face 135 which is free of electrodes.
  • the filter materials are thus not limited by a need to etch through the filter 139 and can be hard enough to perform a protective function, particularly prior to encapsulation. Even after the packaging, the filter 139 can supplement the protective function of packaging, such that a low cost encapsulating material can be used without unduly compromising the integrity of the photodiode 100.
  • the photodiode 100 can be made sensitive to select wavelengths of light within an integral, compact and convenient package, having a lower profile and fewer parts than photodiodes with independent filters.
  • the preferred configuration also facilitates surface mounting the photodiode 100 on circuit carriers, such as PC boards. Electrical contact to circuit traces can be made from a single side of the substrate 101, due to the preferred electrode configuration. Moreover, enlarged cap portions 118 of the electrodes 106, 108 serve to aid alignment during surface mounting, as well as prevent light leakage to the front face 105. Compared to front entry configurations, the surface mounted rear entry configuration advantageously decreases manufacturing costs, while improving quality and reliability. The rear entry feature also improves stability and quantum efficiency for light in the ultraviolet range (e.g., 200-350 nm). Referring now to Figure 11, a double-sided, light-sensitive photodiode 100a is shown in accordance with another surface mount embodiment. As many components of the photodiode 100a are similar to the photodiode 100 of Figures 7-10, like components will be referred to by like reference numerals, with the suffix "a" added to significantly altered components and to new components.
  • the rear face 135 of the double-sided embodiment can be identical to that of the previous embodiment (e.g., depletion-stop region 137, filter 139, opaque layer 142, etc.).
  • the structure of layers over the front face 105 is configured slightly differently in order to permit light detection at the front side.
  • the front opaque layer 130a does not extend over the P+ active region 102.
  • the passivation layer portion of the insulating layer 110a can be provided in a thickness appropriate to serve as an anti-reflection layer in the region over the P+ active region 102.
  • the circuit carrier 190a is also configured differently in order to allow light to reach the P+ active region
  • carrier 190a comprises a lead frame which defines an aperture 200a aligned with the P+ active region 102 when the photodiode 100a is surface-mounted.
  • the aperture 200a can be made wide to maximize exposure of the P+ active region 102 to front-side light by configuring the P+ contact electrode 108a in an L-shaped configuration, rather than a T-shaped configuration.
  • the photodiode 100a is packaged in an encapsulating member 198a after mounting.
  • the encapsulating member 198a comprises a low cost optically clear plastic, transfer molded around the photodiode 100a and adjacent portions of the lead frame.
  • the lead frame serves as both the carrier 190a and circuit elements 192a, 194a, protruding from the encapsulating member 198a to make electrical contact to an external circuit.
  • An exemplary cost-efficient material for the encapsulating member 198a is available under the trade name Dexter HysolTM MG-18.
  • the photodiode 100a can thus communicate with a light source through the aperture 200a, for example, thereby providing optical communication while maintaining electrical isolation.
  • the double-sided embodiment can be used to distinguish data signals from intensity fluctuations of the light source.
  • the filtered or rear side 135 can serve as a communication channel
  • the front side 105 serve as a reference channel for measuring intensity variations in the light source, thereby ensuring that the device remains calibrated during operation.

Abstract

A semiconductor photodiode (100) is configured to have its rear face (135) light responsive with electrical contacts formed on the front face (105). The photodiode (100) can be surface mounted, such as by solder, upon a carrier (190) with the light responsive rear face (135) up. An integral filter (139) over the rear face (135) confines light reaching the semiconductor substrate (101) to desired wavelengths. In one embodiment, the photodiode (100) also includes integral opaque layers (130, 142) over the front and rear faces of the substrate (101). The rear opaque layer (142) includes an aperture to allow light to strike the rear face (135) adjacent an active region (102). In another embodiment, the photodiode (100a) is configured to double-sided light sensitivity, and the front side (105) faces an aperture (200a) through the carrier (190a).

Description

SOLID STATE PHOTODETECTOR WITH LIGHT-RESPONSIVE REAR FACE
Field of the Invention This invention relates to semiconductor photodiodes having a rear side, light responsive face.
Background of the Invention Semiconductor photodiodes are well known and commercially available. Typically, such a photodiode has a PN junction formed adjacent to a front face of the device with electrodes formed on that face. The rear face of the photodiodes includes an opaque electrical contact.
Photodiodes having light responsive rear faces also have been made for a variety of applications, mostly military. Such devices have opaque surface layers on the front face precluding the possibility of light reaching that face. The rear face also includes electrodes. The devices are quadrature devices having four discrete sensor areas and are used, for example, for laser guided missile controls.
Deposited surface filters for photodiodes also are disclosed in U.S. Patent No. 4,158,133 for front face wavelength adjustment of incident light. There is no showing of rear face filter usage or use of both front and rear face light response with or without filters on one of or both such faces. Summary Of The Invention
In accordance with one aspect of the invention, a surface mounted semiconductor photodiode is provided on a circuit carrier. The photodiode includes a light sensitive semiconductor substrate, with an integral light filter extending across the rear surface of the substrate. Two or more electrodes extend from the front surface of the substrate and are bonded to circuit elements on the surface of the carrier. The photodiode is thus surface mounted with its light sensitive rear face facing away from the carrier, with an integral filter over the rear face to accept incident light of desired wavelengths.
In accordance with another aspect of the invention, a method is provided for forming a surface mounted photodiode. A light sensitive semiconductor substrate is provided. A plurality of electrodes are formed on the front face of the substrate, and a filter is deposited on the rear face of the substrate. The electrodes are adhered with conductive adhesive to a plurality of circuit elements on a circuit carrier.
In accordance with another aspect of the invention, a semiconductor photodiode is mounted upon a circuit carrier. The photodiode has a light-sensitive semiconductor substrate with a front face and a rear face. An integral light filter extends across the rear face, while an electrically-doped active region is formed at the front face. In its mounted configuration, the active region aligns with and is in optically communication with an aperture formed through the carrier.
Brief Description of the Drawings These and other aspects of the illustrative embodiment will be apparent from the accompanying drawings, which are meant to be illustrative and not limiting, and in which:
Figures 1 and 2 are a schematic cross section and top view, respectively, of a double-sided photodiode in accordance with the principles of this invention; Figure 3 is a schematic cross-section of a photodiode of the type shown in Figure 1 with the front face occluded;
Figures 4A and 4B are schematic side views of a photodiode of the type shown in Figure 1 mounted on a conductor trace and on a flexible circuit with a stiffener, respectively; Figure 5 is a responsivity curve for the photodiodes of Figure 1;
Figure 6 is a system schematic for an application of the two-sided photodiode of Figure 1; Figure 7 is a schematic cross-section of a photodiode constructed in accordance with a surface mount embodiment;
Figure 8 is a top plan view of the photodiode of Figure 7; Figure 9 is a flow chart generally illustrating a fabrication process for manufacturing the photodiode of
Figure 7;
Figure 10 is a schematic cross-section of the photodiode of Figure 7, surface mounted upon a carrier with the rear face up; and
Figure 11 is a schematic cross-section of a double-sided photodiode, in accordance with another surface mount embodiment.
Detailed Description of the Preferred Embodiment
Figure 1 shows a schematic cross-section of a photodiode 10 in accordance with the principles of this invention. The photodiode includes an N-type body region 11 having front and rear faces 13 and 14 respectively.
The rear face includes an N+ surface layer 16 extending over the entire rear face. The front face, 13, includes a P+ surface region 17 and an N + region 18. In the illustrated embodiment, the P+ region is circular and the N + region encompasses the P+ surface region, although it will be understood that other geometric arrangements are also possible. Electrodes 19 and 20 are formed on front surface 13 and are connected to P+ region 17 and to N + region 18 respectively. The surface area between electrodes 19 and 20 can be passivated, typically with a thermally grown Si02 layer 22, as shown. The area encompassed by electrode 19 is coated with anti-reflective coating 23 in the embodiment of Figure 2.
The rear face 14 of photodiode 11 is covered with a filter 24 which adjusts the wavelength characteristics of light on the rear face 14. The illustrated rear face 14 also includes a metal framing layer 25 which provides mechanical stability to the device.
Figure 3 shows a portion of a photodiode 30 of the type shown in Figure 1, including a front surface 33 illustrated with a central, circular P+ region 34 and an encompassing N+ region 35. In this embodiment, a metal layer 36, serving as an electrode, covers the entire P+ region, thus preventing light from reaching the front face of the photodiode. Such a device need not have a filter on the rear face as shown in Figure 3, as is also true of an embodiment of the type shown on Figure 1.
Figures 4A and 4B show two embodiments where a sensor is mounted on a rigid lead frame and on a flexible circuit, respectively. Figure 4A shows an embodiment where a rear face, light sensitive photodiode 39 is positioned face down on a rigid lead frame, which includes an aperture to permit light to reach the rear face. The lead frame is designated 40 in Figure 4A but may comprise a flexible carrier of, for example, Kapton with metal traces on the surface 41 as viewed in Figure 4B. The aperture is designated 42 in Figure 4A, allowing light to reach rear face 43. The aperture is designated 46 in Figure 4B. The arrangement shown in Figure 4B permits a low profile sensor to be mounted electrically in a manner to permit relatively high sensitivity at relatively low cost where the rear face is free of incumbrance (i.e., electrodes) for ease of deposition of a filter.
Figure 5 is a typical plot of silicon sensitivity, plotting respoπsivity in amperes per watt versus wavelength in nanometers. It is clear from the figure that the front face wavelength distribution extends from less than 400 nanometers to over eleven-hundred with a peak at 946 nanometers. The rear face wavelength distribution extends from about 450 nanometers to about 930 nanometers with a peak at about 880 nanometers. A typical rear face filter of a combination of silicon-oxides and metallic-oxides changes the wavelength distribution of incident (white) light to more closely match the rear face curve of Figure 5, as will be understood by one of skill in the art of optical filtration. Figure 6 shows a schematic of a system which employs a two-sided, light responsive device of the type shown in Figure 1. The system employs a light source 60 directing light at beam (or color) splitter 61. Splitter 61 diverts light into modulators 63 and 64 to mirrors 65 and 66, respectively. Mirrors 65 and 66 direct light to the rear face and to the front face of two sided photodiode 68. Photodiode 68 includes an electrode 70 connected to the P+ surface region (see 19 of Figure 1) and an electrode 71 connected to the N + region (see 18 of Figure 1). Electrode 71 is connected to ground as shown in Figure 6, or can be operated at a reverse bias in other arrangements. Electrode 70 is connected to the negative input of an inverting amplifier 74. The positive input of amplifier 74 is connected to ground. A feedback loop 76 connects the amplifier output to the negative input. This system implements a data path adjusted with respect to a reference path by a single photodiode and may be used, for example, to adjust various systems correcting, oπ-the-fly, any unwanted drift characteristic of the system. A prior art system of this type employs two photodiodes each connected to its own amplifier, the outputs of which are connected to inputs of a comparator. Such a system was disclosed, for example, at the seventh International Symposium of IMEKO Technical Committee on Photon-Detectors, Braunschweig, West Germany, May 17-19, 1976 in a paper entitled "Spectral Radiometry; A New Approach Based on Electro-Optics" by J. Geist, M.A. Lind, R. Schoefer, and E.F. Salewski. A significant cost advantage is achieved when compared to such prior art systems. A photodiode in accordance with one embodiment has very low capacitance ( < or equal 5 pfd @ 15 Volts) and a high frequency of operation ( < or equal 8 ns rise/fall time) and has the responsivity curve of Figure 5 on the front face.
Figures 7 and 8 illustrate a photodiode 100 in accordance with another embodiment. As with the embodiments of Figures 1 and 3, the photodiode 100 comprises a semiconductor substrate 101, desirably formed of n-type silicon. It will be understood that, for other arrangements, the silicon can be p-type, and the conductivity of other regions discussed below would be reversed. The silicon substrate 101 is responsive to light with wavelengths in the range of about 200 πm to 1,200 nm. The substrate 101 has a thickness suitable for responsive rear face applications, preferably less than about 0.011 inch. The illustrated substrate has a thickness of about 0.008 inch (203 μm).
The substrate 101 comprises a heavily doped active region 102, which forms a PN junction with the surrounding intrinsic silicon of the substrate 101, and a heavily doped contact region 104 of the same conductivity type as the surrounding intrinsic silicon. Each of these regions 102, 104 are formed at a front face 105 of the substrate 101. In the illustrated embodiment, these regions take the form of a central P+ region 102 and an encompassing N+ region 104. It will be understood that other diode and contact configurations are also possible (e.g., the N + region need not surround the P+ region), and that the conductivity types can be reversed, as noted above.
Typically, the regions 102 and 104 are heavily doped (e.g., about 10'9 atoms/cm3) to a depth of about 1 μm, while the doped regions are separated by about 200 to 300 μm. Note that the figures are not drawn to scale.
The photodiode 100 is illustrated with a configuration advantageous for surface mounting upon a carrier.
In particular, the P+ region 102 extends asymmetrically further to the right than to the left (from the sectional view of Figure 7), while the surrounding N+ region 104 is made more narrow on the right side. In contrast to the annular electrodes shown in Figures 1 and 3, an electrode 106 makes contact to only one side of the annular N+ region 104, while a second electrode 108 is positioned at a distal end of the P+ region 102. The illustrated arrangement of the electrodes 106, 108 is advantageous for proper alignment of the contacts during surface mounting, while minimizing risk of shorting the electrodes. Each of the electrodes 106, 108 extends through one or more layers of insulating material 110, 112 to make electrical contact with the front face 105 of the substrate 101. In the illustrated embodiment, the lower insulating layer 110 includes field oxide regions between and outside doped areas and a relatively thinner insulating or passivating layer over doped areas. Desirably, each of the electrodes has a T-shaped configuration, with a relatively narrow contact portion 114 extending through the insulating material 110, 112 and a wider cap portion 118 overlying the insulating layer 112.
The electrodes preferably include multiple conductive layers. Specifically, the illustrated electrodes 106, 108 comprise a titanium (Ti) layer 122 in direct contact with the substrate front face 105 and over a horizontal portion of the insulating layer 112; a palladium (Pd) layer 124 overlying and contacting the Ti layer 122; and a silver (Ag) layer 126 overlying and contacting the Pd layer 124. This sequence of layers provides good adhesion and electrical contact among the various materials.
The illustrated embodiment also includes an opaque layer 130, preferably comprising a metal layer embedded within the insulating layer(s) 110, 112 over the photodiode front face 105. The preferred opaque layer 130 comprises a sufficiently thick layer of aluminum (Al) to prevent light from reaching the front face 105 of the substrate 101. The Al layer 130 of the illustrated embodiment is about 5,000 A thick. It will be understood that, in alternative arrangements, the light blocking function can be served by one of the insulating layers, if an appropriately opaque insulating material is utilized. As shown, the Al layer 130 includes openings wide enough to allow the contact portion 114 of each electrode 106, 108 to extend through without shorting the electrodes 106, 108 to one another. A spacing or gap 132 surrounding each electrodes 106, 108 separates the contact portion 114 of each electrode from the surrounding Al layer 130. In the illustrated embodiment, the gap 132 is between 50 μm and 100 μm in width. While this spacing 132 would otherwise allow some light to leak to the front face 101, the wider cap portion 118 of each electrode overlaps with and creates a shadow over the open gaps 132, thereby minimizing any light leakage. The greater width of the cap portions 118 additionally facilitates alignment of the electrodes 106, 108 during surface mounting upon a carrier with electrical circuits, as will be described further with respect to Figure 10.
A rear face 135 of the substrate 101 is defined as the side of the substrate opposite that of the N+ contact region 104 and the P+ active region 102 to which the electrodes 106 and 108, respectively, make contact. Advantageously, an N+ depletion stop region 137 extends across the rear face 135, at least in a region adjacent the P+ region 102 on the front face 105. This region 137 lowers the potential for leakage currents due to surface recombination, and serves as a stop for the depletion region. In the illustrated embodiment, the depletion stop 137 extends across the entire rear face 135. An optical filter 139 is formed over the rear face 135, at least in a region adjacent the P+ region 102 on the front face 105. As with the N + region 137, the illustrated filter 139 extends over the entire rear face 135. Typical filter materials include dielectric stacks (e.g., silicon oxides, metal oxides, etc.) and/or se ireflective metallic layers. The filter 1 9 preferably comprises an environmentally stable hard material to protect the photodiode 100 from the environment of use, most preferably comprising metallic or silicon oxide directly deposited over the substrate rear face 135, to form an integral part of the photodiode 100.
The filter 139 serves to confine light reaching the substrate 101 to those wavelengths of interest. For example, the illustrated photodiode 100 can be constructed to permit 80% of light with wavelengths in the range of 700 to 750 nm. Preferably, the filter 139 blocks light outside the wavelengths of interest down to a transmission rate of about 0.1% to 1%. Such a filter optimally detects wavelengths produced by laser diodes with 710 nm emitters, such as may be used in bar code scanners. Filters suitable for different bandwidths and transmission requirements for particular applications can be provided by a variety of optical filter companies that provide optical coatings, and preferably hard optical coatings. For the preferred silicon substrate 101, which can be sensitive to light from about 200 nm to about 1,100 nm, the filter 139 can be configured to be sensitive to light emissions from sources such as HeNe lasers, GaAIAs LEDs and laser diodes, GaAs LEDs and laser diodes, or ND:YAG lasers. The photodiode 100 can also include a rear face opaque layer 142, as shown, with a window or aperture
143 formed therein. Like the preferred front opaque layer 130, this layer 142 is preferably also a deposited metal layer, forming an integral part of the photodiode 100. Alternatively, the light blocking function can be provided by an independent bracket with an aperture therein, to be applied over the filter 139 when the photodiode is in its operational configuration. This layer 142 advantageously restricts light striking the rear face 135 of the substrate 101 to the region defined by the aperture 143 adjacent the P+ active region 102, thereby improving response time of the photodiode 100. Figure 9 is flow chart showing the general steps involved in fabricating the photodiode 100 of Figures 7-8. A silicon substrate is first provided, as indicated at step 150. Field oxide regions are formed 151 on the front surface of the substrate, in regions which are not to be doped. In the illustrated embodiment, the field oxide is grown uniformly across the wafer front surface, and regions to be doped are etched away. Alternatively, it will be understood by one of skill in the art that field oxide can be formed by growing oxide in selective regions through a mask, or by trench and dielectric fill.
The N+ and P+ regions can be formed 152 upon the wafer front face 105 (Figure 7) in a conventional manner, including masking and doping with appropriate dopants. The field oxide regions can form at least a part of the mask, while additional masking portions permit separately doping different regions with dopants of different conductivity type. In the illustrated embodiment, doping 152 comprises saturating the N+ contact region 104 (Figure 7) with about 10'9 atoms/cm3 of n-type dopants (generally phosphorus, arsenic or antimony) by any suitable process, preferably by implantation. The P+ active region 102 (Figure 7) is similarly heavily doped with p-type dopants (generally boron).
The rear face can then be doped 153 with a shallow N+ surface layer. The skilled artisan will recognize that this step, as well as many others in the process flow, can be performed in a different sequence than that shown in Figure 9. It is preferable, however, to dope 153 the rear face prior to any metallization. Desirably, the surface layer is heavily doped with n-type dopants, such as with about 10" atoms/cm3 of phosphorus.
Steps 154 through 166 represent a preferred sequence of steps in forming the electrodes 106, 108 of the embodiment illustrated in Figure 7, which is advantageous for surface-mounting the photodiode 100. As indicated, an insulating or passivating layer is formed 154 over the front surface. An exemplary passivating layer forming step 154 comprises thermally growing about 3,500 A of silicon dioxide upon the substrate front surface. It will be understood, however, that the insulating layer can also be deposited in other arrangements. The preferred thermally grown passivating layer, in combination with the field oxide regions grown in step 151, completes the first insulating layer 110 shown in Figure 7. Following formation 154 of the passivating layer, a front light blocking or opaque layer can optionally be formed 156. As noted above, the light blocking layer comprises a material of sufficient thickness to be opaque, such as the exemplary 3,500 A aluminum layer 130 (Figure 7). With the front opaque layer, electrode contact must be made through both the front opaque layer and the passivating or insulating layer. Since the illustrated front opaque layer comprises a highly conductive metal, the electrodes should not electrically contact the opaque layer. Accordingly, the opaque layer is masked and etched 158 with a relatively wide opening (e.g., 0.010 inch by 0.100 inch), followed by deposition and planarization 160 of a second insulating layer 112 (Figure 7), such as about 5,500 A of deposited silicon dioxide. The latter step 160 results in embedding the front opaque layer 130, including contact openings therein, within insulating material.
Contact vias are then formed 162, such as by conventional mask and etch processes, through the insulating layers and the opening of the optional opaque layer, to expose portions of the N + and P+ doped regions. Where the opaque layer comprises a conductive material, the vias should each be formed more narrow than the openings 1- through the opaque layer. In the illustrated example, where the openings are about 0.010 inch by 0.100 inch, the contact vias are about 0.006 inch by 0.080 inch.
Conductive layers are next deposited 164 into the contact vias and over the insulating layers. In the embodiment illustrated in Figure 7, the conductive layers comprise a titanium layer, a palladium layer, and a silver layer, deposited in that order. The total thickness of these layers is about 30,000 A in the illustrated embodiment. As noted above, this sequence of layers minimizes contact resistance, while providing superior adhesion among the various materials. The titanium, which is electrically compatible with doped silicon regions, also provides a barrier to diffusion of contaminating metal atoms from the upper conductive layers and to outward diffusion of dopants from the N+ and P+ regions. One of skill in the art of semiconductor fabrication will also recognize other combinations of conductive layers which will satisfy these considerations.
The filled vias represent the contact portions 114 of the electrodes, which is spaced from the illustrated front opaque layer 130 (Figure 7).
The front side of the partially fabricated photodiode is then masked and etched 166 to define the cap portions 118 of the electrodes 106, 108 (Figure 7). Desirably, the mask openings for defining the cap portions 118 are wider than the mask openings which were used to define the contact vias at step 162. Advantageously, the mask openings are slightly wider than the openings in the front opaque layer 130 (0.014 inch by 0.104 inch in the given example). The shadow cast by the cap portions thus minimizes light leakage from the front side through the gap between the opaque layer 130 and the contact portion 114 (Figure 7).
The optical filter is then formed 172 by directly depositing one or more dielectric layers over the rear face. The filter materials are selected to filter out unwanted wavelengths of light while passing the desired wavelengths at a particular transmission level.
Since the electrodes 106, 108 (Figure 7) are formed on the opposite face 105 of the substrate 101, the filter 139 need not be etched to make contact to the underlying substrate 101 and the filter can be constructed from a wide range of materials. In particular, hard filter materials can be used to accomplish high quality filtration while at the same time performing a protective function. Typical filter materials comprise dielectric stacks and/or metallic layers such as may be deposited by chemical or physical vapor deposition. Exemplary filter formation 172 includes oxide deposition by ion assisted chemical vapor deposition or sputtering, but it will be understood that other methods can be utilized in forming optical coatings of a hard, protective composition. As noted above, the preferred hard filter deposition 172 can be performed by any of a variety of optical filter providers. If the photodiode is to include an additional opaque layer, such as the rear face opaque layer 142 of Figure
7, this layer can be formed after filter formation 172. Alternatively, the entire rear face of the photodiode can be left exposed, or a light blocking structure can be formed after photodiode is mounted in its operational configuration, which is discussed below.
Referring now to Figure 10, the photodiode 100 of Figures 7 and 8 is illustrated in a surface mount or "flip chip" configuration over a circuit carrier 190. The drawing is merely schematic and dimensions are exaggerated for purposes of illustration. The carrier 190 can comprise any of a number of substrates, including, among others, ceramic substrates, flex cables, headers, leadfra es, etc., with circuit traces or terminals exposed at the surface. The carrier 190 represents a circuit or PC board (PCB) in the illustrated embodiment, having at least two circuit elements 192, 194 exposed at the surface.
Preferably, the photodiode 100 is mounted upon the exposed circuit elements 192, 194 by way of a conductive adhesive 196. Examples of suitable conductive adhesives include solder, solder alloys, evaporated indium or conductive epoxies (e.g, Epotec™ H20E).
The photodiode 100 can be mounted to the carrier 190 by applying the conductive adhesive 196 to either the photodiode electrodes 106, 108 and/or to the exposed circuit elements 192, 194. For example, the photodiode 100 can be dipped into a solder pot, which will not adhere to the insulating layer 112 or other protective layer but will adhere to the preferred silver electrodes 106, 108. Alternatively, solder alloy or epoxy can be screen printed. The photodiode electrodes 106, 108 can also be adhered to the carrier circuit elements 192, 194 by evaporating indium, gold, or other metals or metal alloys onto the electrodes and/or the exposed circuit elements.
The photodiode 100 is then inverted or flipped and the electrodes 106, 108 aligned with the circuit elements 192, 194. The photodiode is then moved relative to the carrier 190 to make contact. Once the electrodes 106, 108 are in contact with the circuit elements 192, 194, the conductive adhesive 196 can be subjected to reflow and will set to bond the electrodes 106, 108 in electrical contact with the circuit elements 192, 194.
While illustrated with an integral rear opaque layer 142 to confine light to the portion of the rear face 135 adjacent the P+ active region 102, it will be understood that such an opaque structure can be mounted to the photodiode after surface mounting in other arrangements. For example, a metal bracket having an aperture therein can be applied over the rear side of the photodiode.
After mounting upon the carrier 190, the photodiode 100 can be packaged in an encapsulating member 198, as shown. The encapsulating member 198 preferably surrounds the photodiode 100, while the circuit elements 192, 194 protrude from the encapsulating member 198 to become a part of an external circuit (e.g., on the PC board). An exemplary encapsulating material is an optically clear plastic epoxy sold under the trade name Epotec™ 301-2, which can be injected over the photodiode 100 and carrier 190, holding its form by surface tension until the epoxy sets.
While such a material is moisture-resistant, the preferred hard coat filter 139 additionally protects the light- sensitive surface 135. It will be understood by one of skill in the art that the encapsulating member can also comprise a hermetically sealed cap, such as a metal transistor outline cap (e.g., gold-plated Kovar™) which is resistance-welded to the carrier on which the diode is mounted. Such a cap can also include a window adjacent light-sensitive surfaces of the photodiode.
Advantageously, the preferred surface mounted photodiode 100 includes an integral filter 139 directly deposited on a substrate rear face 135 which is free of electrodes. The filter materials are thus not limited by a need to etch through the filter 139 and can be hard enough to perform a protective function, particularly prior to encapsulation. Even after the packaging, the filter 139 can supplement the protective function of packaging, such that a low cost encapsulating material can be used without unduly compromising the integrity of the photodiode 100. Furthermore, the photodiode 100 can be made sensitive to select wavelengths of light within an integral, compact and convenient package, having a lower profile and fewer parts than photodiodes with independent filters. These features provide a structure which is less susceptible to vibrations, light leakage, and contamination prior to encapsulation, in contrast to photodiodes having independent filters. Independent filters which are fixed to the photodiode after mounting can be more expensive to produce due to low yield and material losses, and involve separate assembly steps. Additionally, adhesives between the independent filter and the substrate can easily form bubbles during the adhesion process, which tends to alter the transmission spectrum.
The preferred configuration also facilitates surface mounting the photodiode 100 on circuit carriers, such as PC boards. Electrical contact to circuit traces can be made from a single side of the substrate 101, due to the preferred electrode configuration. Moreover, enlarged cap portions 118 of the electrodes 106, 108 serve to aid alignment during surface mounting, as well as prevent light leakage to the front face 105. Compared to front entry configurations, the surface mounted rear entry configuration advantageously decreases manufacturing costs, while improving quality and reliability. The rear entry feature also improves stability and quantum efficiency for light in the ultraviolet range (e.g., 200-350 nm). Referring now to Figure 11, a double-sided, light-sensitive photodiode 100a is shown in accordance with another surface mount embodiment. As many components of the photodiode 100a are similar to the photodiode 100 of Figures 7-10, like components will be referred to by like reference numerals, with the suffix "a" added to significantly altered components and to new components.
The rear face 135 of the double-sided embodiment can be identical to that of the previous embodiment (e.g., depletion-stop region 137, filter 139, opaque layer 142, etc.). The structure of layers over the front face 105, however, is configured slightly differently in order to permit light detection at the front side. Thus, for example, the front opaque layer 130a does not extend over the P+ active region 102. Additionally, the passivation layer portion of the insulating layer 110a can be provided in a thickness appropriate to serve as an anti-reflection layer in the region over the P+ active region 102. The circuit carrier 190a is also configured differently in order to allow light to reach the P+ active region
102 through the front face 105. In the illustrated embodiment, carrier 190a comprises a lead frame which defines an aperture 200a aligned with the P+ active region 102 when the photodiode 100a is surface-mounted. The aperture 200a can be made wide to maximize exposure of the P+ active region 102 to front-side light by configuring the P+ contact electrode 108a in an L-shaped configuration, rather than a T-shaped configuration. As with the surface mount embodiment of Figure 10, the photodiode 100a is packaged in an encapsulating member 198a after mounting. For the illustrated embodiment, the encapsulating member 198a comprises a low cost optically clear plastic, transfer molded around the photodiode 100a and adjacent portions of the lead frame. As will be understood, the lead frame serves as both the carrier 190a and circuit elements 192a, 194a, protruding from the encapsulating member 198a to make electrical contact to an external circuit. An exemplary cost-efficient material for the encapsulating member 198a is available under the trade name Dexter Hysol™ MG-18. One of skill in the art will recognize, however, other manners of packaging the surface mounted photodiode. The photodiode 100a can thus communicate with a light source through the aperture 200a, for example, thereby providing optical communication while maintaining electrical isolation. Additionally, as described with respect to Figure 6, the double-sided embodiment can be used to distinguish data signals from intensity fluctuations of the light source. Thus, for example, the filtered or rear side 135 can serve as a communication channel, while the front side 105 serve as a reference channel for measuring intensity variations in the light source, thereby ensuring that the device remains calibrated during operation.
Although the foregoing invention has been described in terms of certain preferred embodiments, other embodiments will become apparent to those of ordinary skill in the art, in view of the disclosure herein. Accordingly, the present invention is not intended to be limited by the recitation of preferred embodiments, but is instead intended to be defined solely by reference to the appended claims.

Claims

WE CLAIM:
1. A semiconductor photodiode mounted upon a circuit carrier, comprising a light sensitive semiconductor substrate with a front surface and a rear surface, an integral light filter extending across the rear surface, and a plurality of electrodes extending from the front surface, each of the electrodes bonded to a circuit element on the carrier with the rear surface facing away from the carrier.
2. The photodiode of Claim 1, wherein the electrodes are bonded to the circuit elements by a conductive adhesive.
3. The photodiode of Claim 2, wherein the conductive adhesive comprises a solder.
4. The photodiode of Claim 1, wherein the carrier comprises a PC board.
5. The photodiode of Claim 1, wherein the semiconductor substrate comprises a silicon wafer.
6. The photodiode of Claim 1, wherein the filter is characterized by a bandpass of 80% transmission of light between about 700 nm and 750 nm.
7. The photodiode of Claim 1, wherein the semiconductor substrate comprises a silicon wafer of a first conductivity type, having an active region of a second conductivity type extending from the front surface into the substrate, at least one of the electrodes electrically connected to the active region at the front surface.
8. The photodiode of Claim 7, wherein the semiconductor substrate further comprises a contact region of the first conductivity type extending from the front surface into the substrate, at least one of the electrodes electrically connected to the contact region at the front surface.
9. The photodiode of Claim 7, wherein the semiconductor substrate further comprises a depletion stop region of the first conductivity type extending from the rear surface into the substrate.
10. The photodiode of Claim 7, further comprising a rear light blocking structure over a portion of the filter, defining an exposed portion of the filter aligned with the active region.
11. The photodiode of Claim 10, wherein the rear light blocking structure comprises an opaque layer integral with and overlying the filter, the metal layer having an aperture therein.
12. The photodiode of Claim 1, further comprising a front light blocking structure preventing light from entering the front face.
13. The photodiode of Claim 12, further comprising a front face passivating layer, wherein the front light blocking structure comprises an opaque layer embedded in the passivating layer.
14. The photodiode of Claim 13, wherein the embedded opaque layer comprises metal spaced from the electrodes.
15. The photodiode of Claim 14, wherein the electrodes include a wider cap region overlying the passivating layer and overlapping with the opaque layer to prevent light from entering the front face.
16. A semiconductor photodiode, comprising: a semiconductor substrate having a front face and a rear face opposite the front face, an active region of a first conductivity type extending from the front face into the substrate, a body region of a second conductivity type immediately adjacent the active region within the substrate, the active region and the body region defining a PN junction therebetween; a first electrode extending from the front face at the active region; a second electrode extending from the front face adjacent the active region; and an integral light filter extending across the rear face of the substrate.
17. The photodiode of Claim 16, wherein the semiconductor substrate comprises a silicon wafer.
18. The photodiode of Claim 16, further comprising an opaque layer over said front face to preclude light therefrom.
19. The photodiode of Claim 16, further comprising a rear opaque layer integral with and overlying the filter, the opaque having an aperture therein for confining light to a portion of the rear face adjacent the active region.
20. The photodiode of Claim 16, wherein the body region is n-type and the active region is p-type.
21. The photodiode of Claim 20, further comprising an N + contact region adjacent the active region, the contact region extending from the front face into the substrate.
22. A method of forming a surface mounted photodiode, comprising: providing a semiconductor substrate having a front face and a rear face; forming a plurality of electrodes on the front face of the substrate; depositing a filter on the rear face of the substrate; and adhering the electrodes on the front face to a plurality of circuit elements on a circuit carrier.
23. The method of Claim 22, wherein adhering the electrodes comprises soldering the electrodes to the circuit elements.
24. The method of Claim 22, wherein providing the semiconductor substrate comprises heavily doping a first region at the front face of the substrate with dopants of a conductivity type opposite to that of the substrate to form an active region.
25. The method of Claim 24, wherein providing the semiconductor substrate further comprises heavily doping a second region at the front face of the substrate with dopants of the conductivity type of the substrate.
26. The method of Claim 25, wherein providing the semiconductor substrate further comprises heavily doping a third region at the rear face of the substrate with dopants of the conductivity type of the substrate.
27. The method of Claim 22, wherein forming each electrode comprises forming a via in a passivating layer over the front face.
28. The method of Claim 27, wherein forming each electrode further comprises forming a cap portion overlying the passivating layer.
29. The method of Claim 28, further comprising forming an opaque layer over the front face.
30. The method of Claim 29, wherein forming the opaque layer comprises embedding a metal layer within the passivating layer, the metal layer spaced from each electrode by a corresponding gap surrounding the electrode, and the cap portion of each electrode overlapping the corresponding gap.
31. A semiconductor photodiode mounted upon a circuit carrier, comprising a light-sensitive semiconductor substrate with a front face and a rear face, an integral light filter extending across the rear face, an electrically-doped active region extending from the front face into the substrate, the active region aligned with and optically communicating with an aperture through the carrier.
32. The photodiode of Claim 31, wherein a plurality of integral electrodes extend from the front face of the substrate.
33. The photodiode of Claim 32, wherein each of the electrodes are bonded to a circuit element on the carrier.
AMENDED CLAIMS
[received by the International Bureau on 16 April 1999 (16 04 99), original claims 11, 16, 19 and 31 amended, new claims 34 - 37 added, remaining claims unchanged (3 pages)] WE CLAIM:
1. A semiconductor photodiode mounted upon a circuit carrier, comprising a light sensitive semiconductor substrate with a front surface and a rear surface, an integral light filter extending across the rear surface, and a plurality of electrodes extending from the front surface, each of the electrodes bonded to a circuit element on the carrier with the rear surface facing away from the earner.
2. The photodiode of Claim 1, wherein the electrodes are bonded to the circuit elements by a conductive adhesive.
3. The photodiode of Claim 2, wherein the conductive adhesive comprises a solder.
4. The photodiode of Claim 1 , wherein the carrier comprises a PC board. 5. The photodiode of Claim 1 , wherein the semiconductor substrate comprises a silicon wafer.
6. The photodiode of Claim 1, wherein the filter is characterized by a bandpass of 80% transmission of light between about 700 nm and 750 nm.
7. The photodiode of Claim 1 , wherein the semiconductor substrate comprises a silicon wafer of a first conductivity type, having an active region of a second conductivity type extending from the front surface into the substrate, at ieast one of the electrodes electrically connected to the active region at the front surface.
8. The photodiode of Claim 7, wherein the semiconductor substrate further comprises a contact region of the first conductivity type extending from the front surface into the substrate, at Ieast one of the electrodes electπcally connected to the contact region at the front surface.
9. The photodiode of Claim 7, wherein the semiconductor substrate further comprises a depletion stop region of the first conductivity type extending from the rear surface into the substrate.
10. The photodiode of Claim 7, further comprising a rear light blocking structure over a portion of the filter, defining an exposed portion of the filter aligned with the active region.
11. The photodiode of Claim 10, wherein the rear light blocking structure comprises an opaque layer integral with and overlying the filter, the opaque layer having an aperture therein. 12. The photodiode of Claim 1, further comprising a front light blocking structure preventing light from entering the front face.
1 . The photodiode of Claim 12, further comprising a front face passivating layer, wherein the front light blocking structure comprises an opaque layer embedded in the passivating layer.
14. The photodiode of Claim 13, wherein the embedded opaque layer comprises metal spaced from the electrodes.
15. The photodiode of Claim 14, wherein the electrodes include a wider cap region overlying the passivating layer and overlapping with the opaque layer to prevent light from entering the front face.
16. A semiconductor photodiode, comprising: a semiconductor substrate having a front face and a rear face opposite the front face, an active region of a first conductivity type extending from the front face into the substrate a body region of a second
.„„„„ 99/25027 15
conductivity type immediately adjacent the active region within the substrate, the active region and the body region defining a PN junction therebetween; a first electrode extending from the front face at the active region; a second electrode extending from a region on the front face located on one side of and not surrounding the active region; and an integral light filter extending across the rear face of the substrate.
17. The photodiode of Claim 16, wherein the semiconductor substrate comprises a silicon wafer.
18. The photodiode of Claim 16, further comprising an opaque layer over said front face to preclude light therefrom. 19. The photodiode of Claim 16, further comprising a rear opaque layer integral with and overlying the filter, the opaque layer having an aperture therein for confining light to a portion of the rear face adjacent the active region.
20. The photodiode of Claim 16, wherein the body region is n-type and the active region is p-type.
21. The photodiode of Claim 20, further comprising an N+ contact region adjacent the active region, the contact region extending from the front face into the substrate. 22. A method of forming a surface mounted photodiode, comprising: providing a semiconductor substrate having a front face and a rear face; forming a plurality of electrodes on the front face of the substrate; depositing a filter on the rear face of the substrate; and adhering the electrodes on the front face to a plurality of circuit elements on a circuit carrier. 23. The method of Claim 22, wherein adhering the electrodes comprises soldering the electrodes to the circuit elements.
24. The method of Claim 22, wherein providing the semiconductor substrate comprises heavily doping a first region at the front face of the substrate with dopants of a conductivity type opposite to that of the substrate to form an active region. 25. The method of Claim 24, wherein providing the semiconductor substrate further comprises heavily doping a second region at the front face of the substrate with dopants of the conductivity type of the substrate.
26. The method of Claim 25, wherein providing the semiconductor substrate further comprises heavily doping a third region at the rear face of the substrate with dopants of the conductivity type of the substrate.
27. The method of Claim 22, wherein forming each electrode comprises forming a via in a passivating layer over the front face.
28. The method of Claim 27, wherein forming each electrode further comprises forming a cap portion overlying the passivating layer.
29. The method of Claim 28, further comprising forming an opaque layer over the front face.
30. The method of Claim 29, wherein forming the opaque layer comprises embedding a metal layer within the passivating layer, the metal layer spaced from each electrode by a corresponding gap surrounding the electrode, and the cap portion of each electrode overlapping the corresponding gap. 1. A semiconductor photodiode mounted upon a circuit earner, comprising a light-sensitive semiconductor substrate with a front face toward the earner and a rear face away from the carrier, an integral light filter extending across the rear face, an electrically-doped active region extending from the front face into the substrate, the earner having an aperture formed therethrough aligned with and optically communicating with the active region at the front face.
32. The photodiode of Claim 31 , wherein a plurality of integral electrodes extend from the front face of the substrate. 33. The photodiode of Claim 32, wherein each of the electrodes are bonded to a circuit element on the earner.
34. The photodiode of Claim 33, wherein one of the electrodes is formed on one side of and not surrounding the active region, and another of the electrodes extends from the active region at the front face.
35. The photodiode of Claim 31 , further comprising a rear opaque layer integral with an overlying the filter, the opaque layer having an aperture therein aligned with and optically communicating with the aperture therein for confining light to a portion of the rear face adjacent the active region.
36. The photodiode of Claim 7, wherein another of the electrodes extends from the front surface on one side of the active region.
37. The photodiode of Claim 16, wherein the opaque layer is integrally formed with the substrate and surrounded by an insulating layer.
Statement Under PCT Article 19H)
The applicant's prior patent (U.S. Patent No. 5,477,075) has been cited as obviating novelty of the claimed invention. Applicant submits that the claims, as amended herewith, are novel and involve inventive step over the prior patent, and over the prior art in general.
In particular, Claim 1 recites the electrodes, on the front surface of a photodiode, bonded to a circuit carrier. The rear surface (opposite the front surface) faces away from the carrier. U.S. Patent No. 5,477,075 neither teaches nor suggests such a mounted orientation. The only mounted orientation taught by U.S. Patent No. 5,477,075 is opposite to that recited in the present claims. Each of Figures 1, 4A and 4B show a photodiode mounted upon a carrier. In each instance, the electrodes (on the front surface) face away from the carrier, and the rear surface (opposite the front surface) faces toward the carrier. Indeed, the employment of an aperture in the carrier was motivated by this very configuration.
Claim 16 has been amended to recite the electrode configuration of a photodiode, particularly where the second electrode is "located on one side of and not surrounding the active region." This electrode configuration was selected to facilitate "flip-chip" or inverted mounting. In contrast, Figures 1 and 2 of U.S. Patent No. 5,477,075 show concentric electrodes 20, 19. The applicant submits that the concentric electrode configuration, while appropriate for the mounted
configuration of U.S. Patent No. 5,477,075, does not suggest the claimed configuration, which is appropriate for surface mounting.
Claim 31 has been amended to recite the "flip-chip" configuration of a photodiode mounted on a carrier. The front face (with an active area extending therefrom) is toward the carrier and the rear face is away from the carrier. As noted above with respect to Claim 1, U.S. Patent No. 5,477,075 does not teach or suggest such a mounted configuration.
The method claims (Claims 22-30) are similarly directed to "surface mounted" or "flip-chip" configurations, which are neither taught nor suggested by U.S. Patent No. 5,477,075.
Conclusions
In view of the foregoing amendments and remarks, the applicant submits that the application meets all of the requirements of novelty, inventive step and industrial applicability.
PCT/US1998/023784 1997-11-12 1998-11-10 Solid state photodetector with light-responsive rear face WO1999025027A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/968,546 1997-11-12
US08/968,546 US6005276A (en) 1997-11-12 1997-11-12 Solid state photodetector with light-responsive rear face

Publications (2)

Publication Number Publication Date
WO1999025027A1 true WO1999025027A1 (en) 1999-05-20
WO1999025027A8 WO1999025027A8 (en) 1999-06-17

Family

ID=25514405

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/023784 WO1999025027A1 (en) 1997-11-12 1998-11-10 Solid state photodetector with light-responsive rear face

Country Status (2)

Country Link
US (1) US6005276A (en)
WO (1) WO1999025027A1 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6794725B2 (en) * 1999-12-21 2004-09-21 Xerox Corporation Amorphous silicon sensor with micro-spring interconnects for achieving high uniformity in integrated light-emitting sources
WO2001061754A1 (en) * 2000-02-15 2001-08-23 Hitachi, Ltd. Semiconductor device fabrication method and semiconductor device fabrication device
US6349105B1 (en) 2000-04-07 2002-02-19 Stratos Lightwave, Inc. Small format optical subassembly
US6556608B1 (en) 2000-04-07 2003-04-29 Stratos Lightwave, Inc. Small format optical subassembly
JP2002050785A (en) * 2000-08-01 2002-02-15 Sumitomo Electric Ind Ltd Semiconductor light-receiving element
JP4208172B2 (en) * 2000-10-31 2009-01-14 シャープ株式会社 Photodiode and light receiving element with built-in circuit using the same
JP2002151729A (en) * 2000-11-13 2002-05-24 Sony Corp Semiconductor device and its manufacturing method
AUPR174800A0 (en) 2000-11-29 2000-12-21 Australian National University, The Semiconductor processing
US6627501B2 (en) * 2001-05-25 2003-09-30 Macronix International Co., Ltd. Method of forming tunnel oxide layer
DE10150986A1 (en) * 2001-10-10 2003-04-30 Infineon Technologies Ag Transmitter and or receiver for optical fibre communication of signals
CA2467112C (en) 2001-11-29 2010-07-27 Origin Energy Solar Pty Ltd Semiconductor texturing process
US7308202B2 (en) * 2002-02-01 2007-12-11 Cubic Corporation Secure covert combat identification friend-or-foe (IFF) system for the dismounted soldier
US6943424B1 (en) * 2004-05-06 2005-09-13 Optopac, Inc. Electronic package having a patterned layer on backside of its substrate, and the fabrication thereof
US20060163682A1 (en) * 2005-01-22 2006-07-27 Shyi-Ming Pan Semiconducting photo detector structure
JP4184371B2 (en) * 2005-10-03 2008-11-19 日本テキサス・インスツルメンツ株式会社 Semiconductor chip, semiconductor device and manufacturing method thereof
US20070262296A1 (en) * 2006-05-11 2007-11-15 Matthias Bauer Photodetectors employing germanium layers
JP2008028143A (en) * 2006-07-21 2008-02-07 Sumitomo Electric Ind Ltd Optical module
US7956347B2 (en) * 2007-07-11 2011-06-07 Cubic Corporation Integrated modulating retro-reflector
US8027591B2 (en) * 2007-10-29 2011-09-27 Cubic Corporation Resonant quantum well modulator driver
US7859675B2 (en) * 2007-11-06 2010-12-28 Cubic Corporation Field test of a retro-reflector and detector assembly
KR101009103B1 (en) * 2008-10-27 2011-01-18 삼성전기주식회사 A dual face package and a fabricating method for the same
FR2994616B1 (en) 2012-08-14 2014-09-12 Commissariat Energie Atomique SEMICONDUCTOR COMPONENT AND METHOD FOR MANUFACTURING SEMICONDUCTOR COMPONENT
FR3021807B1 (en) 2014-05-27 2017-09-29 Commissariat A L Energie Atomique Et Aux Energies Alternatives IMPROVED FTM MESA PHOTODIOD MATRIX MATRIX
TW201526315A (en) * 2015-02-17 2015-07-01 Xiu-Zhang Huang Flip-chip LED and manufacturing method thereof
CN107591484B (en) * 2017-09-01 2019-09-24 北京交通大学 A kind of multiplication type organic photodetector having both narrowband and broadband light detectivity
JP6806218B2 (en) * 2018-10-31 2021-01-06 日亜化学工業株式会社 Light emitting device, light emitting module, light emitting device and manufacturing method of light emitting module
CN111653645A (en) * 2020-06-15 2020-09-11 京东方科技集团股份有限公司 Detection panel, manufacturing method thereof and ray detection device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4158133A (en) * 1976-08-20 1979-06-12 Siemens Aktiengesellschaft Filters for photo-detectors
US5477075A (en) * 1994-12-16 1995-12-19 Advanced Photonix, Inc. Solid state photodetector with light-responsive rear face

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3108528B2 (en) * 1992-05-28 2000-11-13 株式会社東芝 Optical position detection semiconductor device
JPH0888393A (en) * 1994-09-19 1996-04-02 Fujitsu Ltd Semiconductor photodetection device and its manufacture
EP0771475B1 (en) * 1995-05-19 2005-12-21 Dr. Johannes Heidenhain GmbH Radiation-sensitive detector element

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4158133A (en) * 1976-08-20 1979-06-12 Siemens Aktiengesellschaft Filters for photo-detectors
US5477075A (en) * 1994-12-16 1995-12-19 Advanced Photonix, Inc. Solid state photodetector with light-responsive rear face

Also Published As

Publication number Publication date
US6005276A (en) 1999-12-21
WO1999025027A8 (en) 1999-06-17

Similar Documents

Publication Publication Date Title
US6005276A (en) Solid state photodetector with light-responsive rear face
US5814870A (en) Semiconductor component
JP2002534813A (en) Photon device sealing method and device
JP2000156520A (en) Light receiving element and manufacture thereof
KR0132008B1 (en) Semiconductor device having layered electrode
US8154030B2 (en) Integrated diode in a silicon chip scale package
US5357121A (en) Optoelectronic integrated circuit
US5506451A (en) Flip-chip semiconductor devise having an electrode pad covered with non-metal member
US20020135036A1 (en) Semiconductor photodetector, semiconductor photo receiver and semiconductor device
US5801430A (en) Solid state photodetector with light-responsive rear face
JPH08236802A (en) Msm (metal-semiconductor-metal) photodiode and its manufacture
CA2385086A1 (en) Light-receiving element array
JP2000036615A (en) Photo-detecting element and photo-detecting element module
KR890002811B1 (en) Laser diode
US10553742B2 (en) Back-surface-incident type light-receiving device and optical module
US7214971B2 (en) Semiconductor light-receiving device
US20080246105A1 (en) Detector System and Detector Subassembly
JP2004095869A (en) Light receiving element and light receiving device
EP0222338B1 (en) Semiconductor photo-sensing device
US6989522B2 (en) Light-receiving module and light-receiving device having malfunction preventing structure
US6023481A (en) Module having Peltier element
JP3497977B2 (en) Light receiving element and optical coupling device using the same
JP2000082828A (en) Optical receiver and optical transmission module
US4613880A (en) Light sensitive apparatus
JP2012114342A (en) Optical reception sub-assembly, manufacturing method therefor and optical receiver module

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CA JP NO

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: C1

Designated state(s): CA JP NO

AL Designated countries for regional patents

Kind code of ref document: C1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: PAT. BUL. 20/99 UNDER "PUBLISHED", REPLACE "WITH AMENDED CLAIMS AND STATEMENT."

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)