WO1999033181A3 - Fractional-n frequency synthesizer with jitter compensation - Google Patents

Fractional-n frequency synthesizer with jitter compensation Download PDF

Info

Publication number
WO1999033181A3
WO1999033181A3 PCT/IB1998/001972 IB9801972W WO9933181A3 WO 1999033181 A3 WO1999033181 A3 WO 1999033181A3 IB 9801972 W IB9801972 W IB 9801972W WO 9933181 A3 WO9933181 A3 WO 9933181A3
Authority
WO
WIPO (PCT)
Prior art keywords
fractional
frequency synthesizer
vco
frequency
input
Prior art date
Application number
PCT/IB1998/001972
Other languages
French (fr)
Other versions
WO1999033181A2 (en
Inventor
Daniel Linebargr
Rainer Gaethke
Original Assignee
Koninkl Philips Electronics Nv
Philips Svenska Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Philips Svenska Ab filed Critical Koninkl Philips Electronics Nv
Priority to KR1019997007575A priority Critical patent/KR100543540B1/en
Priority to EP98955864A priority patent/EP0960480B1/en
Priority to DE69829166T priority patent/DE69829166T2/en
Priority to JP53351899A priority patent/JP4496322B2/en
Publication of WO1999033181A2 publication Critical patent/WO1999033181A2/en
Publication of WO1999033181A3 publication Critical patent/WO1999033181A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895—Details of the current generators
    • H03L7/0898—Details of the current generators the source or sink current values being variable

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A fractional-N frequency synthesizer has a VCO with an output for supplying an output signal of a particular frequency, and an input for receipt of a control signal for controlling the operation of the VCO so that it locks in on a reference frequency. Compensation circuitry is coupled to the input for compensating the output signal for phase jitter. The compensation circuitry has a charge pump that supplies a compensation current to the input. The timing is derived from the output signal, thus rendering the compensation current independent of the frequency range of the VCO and of the reference frequency.
PCT/IB1998/001972 1997-12-22 1998-12-07 Fractional-n frequency synthesizer with jitter compensation WO1999033181A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019997007575A KR100543540B1 (en) 1997-12-22 1998-12-07 Electronic device with a fractional-n frequency synthesizer, method of compensating the synthesizer and communication terminal comprising the electronic device
EP98955864A EP0960480B1 (en) 1997-12-22 1998-12-07 Fractional-n frequency synthesizer with jitter compensation
DE69829166T DE69829166T2 (en) 1997-12-22 1998-12-07 FRACTIONAL N-FREQUENCY SYNTHETIZER WITH JITTER COMPENSATION
JP53351899A JP4496322B2 (en) 1997-12-22 1998-12-07 Jitter-compensated N-divided frequency synthesizer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/994,826 1997-12-22
US08/994,826 US6141394A (en) 1997-12-22 1997-12-22 Fractional-N frequency synthesizer with jitter compensation

Publications (2)

Publication Number Publication Date
WO1999033181A2 WO1999033181A2 (en) 1999-07-01
WO1999033181A3 true WO1999033181A3 (en) 1999-09-10

Family

ID=25541105

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/001972 WO1999033181A2 (en) 1997-12-22 1998-12-07 Fractional-n frequency synthesizer with jitter compensation

Country Status (8)

Country Link
US (1) US6141394A (en)
EP (1) EP0960480B1 (en)
JP (1) JP4496322B2 (en)
KR (1) KR100543540B1 (en)
CN (1) CN1158768C (en)
DE (1) DE69829166T2 (en)
TW (1) TW432844B (en)
WO (1) WO1999033181A2 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11225072A (en) * 1998-02-05 1999-08-17 Fujitsu Ltd Spurious suppressing device, its method and fractional n synthesizer
US6483886B1 (en) * 1999-01-08 2002-11-19 Altera Corporation Phase-locked loop circuitry for programmable logic devices
US6177843B1 (en) 1999-05-26 2001-01-23 Cypress Semiconductor Corp. Oscillator circuit controlled by programmable logic
DE19926666A1 (en) * 1999-06-11 2000-12-14 Philips Corp Intellectual Pty Arrangement for offset current compensation of a phase detector
FR2796792B1 (en) * 1999-07-22 2001-10-12 Cit Alcatel RADIO TRANSMISSION DEVICE
JP4198833B2 (en) * 1999-07-23 2008-12-17 日本テキサス・インスツルメンツ株式会社 Frequency synthesizer, ripple compensation method
FR2807587B1 (en) * 2000-04-11 2002-06-28 Thomson Csf FRACTIONAL SYNTHESIZER FEATURING PHASE Jitter Compensation
US6466150B1 (en) * 2000-10-25 2002-10-15 Qualcomm, Inc. Polar analog-to-digital converter
US6888580B2 (en) * 2001-02-27 2005-05-03 Ati Technologies Inc. Integrated single and dual television tuner having improved fine tuning
US6504437B1 (en) 2001-06-26 2003-01-07 Agere Systems Inc. Low-noise, fast-lock phase-lock loop with “gearshifting” control
EP1304804A3 (en) * 2001-10-10 2006-07-12 STMicroelectronics Pvt. Ltd Fractional divider
DE60211460T2 (en) * 2001-10-30 2006-12-21 Stmicroelectronics Pvt. Ltd. Fully digital clock recovery with divider with fractional division ratio
US6677879B1 (en) * 2002-08-20 2004-01-13 Xilinx, Inc. Method and circuit for folded analog-to-digital converter (ADC) using frequency detectors and time detectors
US6727736B1 (en) 2002-08-23 2004-04-27 Marvell International, Ltd. Voltage control oscillator noise reduction technique and method thereof
US7010376B2 (en) * 2002-10-25 2006-03-07 Pulp And Paper Research Institute Of Canada Diagnostic for poorly tuned control loops
DE60302543D1 (en) * 2003-03-14 2006-01-05 St Microelectronics Srl Fractional phase-locked loop
US6867616B1 (en) 2003-06-04 2005-03-15 Altera Corporation Programmable logic device serial interface having dual-use phase-locked loop circuitry
JP3934585B2 (en) * 2003-08-22 2007-06-20 松下電器産業株式会社 Wideband modulation PLL, wideband modulation PLL timing error correction system, modulation timing error correction method, and wireless communication apparatus adjustment method including wideband modulation PLL
US7019570B2 (en) * 2003-09-05 2006-03-28 Altera Corporation Dual-gain loop circuitry for programmable logic device
US6924678B2 (en) * 2003-10-21 2005-08-02 Altera Corporation Programmable phase-locked loop circuitry for programmable logic device
US7091760B1 (en) 2004-02-25 2006-08-15 Altera Corporation DLL with adjustable phase shift using processed control signal
US7073629B2 (en) * 2004-02-26 2006-07-11 The Boeing Company Ladder support apparatus and methods
US7075365B1 (en) 2004-04-22 2006-07-11 Altera Corporation Configurable clock network for programmable logic device
US7230495B2 (en) 2004-04-28 2007-06-12 Micron Technology, Inc. Phase-locked loop circuits with reduced lock time
US7436228B1 (en) 2005-12-22 2008-10-14 Altera Corporation Variable-bandwidth loop filter methods and apparatus
US7728674B1 (en) 2006-05-19 2010-06-01 Altera Corporation Voltage-controlled oscillator methods and apparatus
WO2009062953A1 (en) * 2007-11-16 2009-05-22 Nxp B.V. Jitter compensation
DE102011053121B4 (en) 2011-08-30 2016-02-04 Imst Gmbh Extended delta-sigma-tau modulator circuit for a fractional-N PLL frequency synthesizer circuit
JP5803568B2 (en) * 2011-10-26 2015-11-04 富士通株式会社 Phase synchronization circuit and phase synchronization circuit control method
DE202011108969U1 (en) 2011-12-10 2012-02-02 Imst Gmbh Synchronously modulated full digital delta-sigma modulator circuit
DE102011120769B4 (en) 2011-12-10 2018-09-20 Imst Gmbh Synchronously modulated full-digital delta-sigma modulator circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4179670A (en) * 1977-02-02 1979-12-18 The Marconi Company Limited Frequency synthesizer with fractional division ratio and jitter compensation
US4609881A (en) * 1983-05-17 1986-09-02 Marconi Instruments Limited Frequency synthesizers
US5038120A (en) * 1989-03-04 1991-08-06 Racal-Dana Instruments Limited Frequency modulated phase locked loop with fractional divider and jitter compensation
US5180993A (en) * 1990-01-15 1993-01-19 Telefonaktiebolaget L M Ericsson Method and arrangement for frequency synthesis

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4679005A (en) * 1985-01-23 1987-07-07 Sony Corporation Phase locked loop with frequency offset
US4816774A (en) * 1988-06-03 1989-03-28 Motorola, Inc. Frequency synthesizer with spur compensation
US5349613A (en) * 1991-05-08 1994-09-20 U.S. Philips Corporation Digital phase locked loop, and digital oscillator arranged to be used in the digital phase locked loop
JP3084151B2 (en) * 1992-09-18 2000-09-04 株式会社日立製作所 Information processing system
JPH06216767A (en) * 1992-11-18 1994-08-05 Philips Electron Nv Phase locked loop circuit having stabilized phase discriminator
DE4303356A1 (en) * 1993-02-05 1994-08-11 Philips Patentverwaltung Digital phase locked loop
US5495206A (en) * 1993-10-29 1996-02-27 Motorola, Inc. Fractional N frequency synthesis with residual error correction and method thereof
FR2717019A1 (en) * 1994-03-02 1995-09-08 Philips Composants Oscillator device locked in phase.
US5651035A (en) * 1995-04-28 1997-07-22 International Microcircuits, Inc. Apparatus for reducing jitter of a spectrum spread clock signal and method therefor
JP3319677B2 (en) * 1995-08-08 2002-09-03 三菱電機株式会社 Frequency synthesizer
US5987085A (en) * 1997-03-26 1999-11-16 Lsi Logic Coporation Clock recovery circuit
KR100215889B1 (en) * 1997-05-06 1999-08-16 구본준 Clock synchronizing circuit
US6064272A (en) * 1998-07-01 2000-05-16 Conexant Systems, Inc. Phase interpolated fractional-N frequency synthesizer with on-chip tuning

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4179670A (en) * 1977-02-02 1979-12-18 The Marconi Company Limited Frequency synthesizer with fractional division ratio and jitter compensation
US4609881A (en) * 1983-05-17 1986-09-02 Marconi Instruments Limited Frequency synthesizers
US5038120A (en) * 1989-03-04 1991-08-06 Racal-Dana Instruments Limited Frequency modulated phase locked loop with fractional divider and jitter compensation
US5180993A (en) * 1990-01-15 1993-01-19 Telefonaktiebolaget L M Ericsson Method and arrangement for frequency synthesis

Also Published As

Publication number Publication date
DE69829166D1 (en) 2005-04-07
CN1253673A (en) 2000-05-17
TW432844B (en) 2001-05-01
KR100543540B1 (en) 2006-01-20
CN1158768C (en) 2004-07-21
JP4496322B2 (en) 2010-07-07
KR20000075516A (en) 2000-12-15
EP0960480B1 (en) 2005-03-02
DE69829166T2 (en) 2006-02-16
EP0960480A1 (en) 1999-12-01
JP2001513304A (en) 2001-08-28
WO1999033181A2 (en) 1999-07-01
US6141394A (en) 2000-10-31

Similar Documents

Publication Publication Date Title
WO1999033181A3 (en) Fractional-n frequency synthesizer with jitter compensation
AU729665B2 (en) Method and apparatus for reducing standby current in communications equipment
EP0777333B1 (en) Power saving PLL circuit
EP0701329A3 (en) Phase locked loop with low power feedback path and method of operation
MY116771A (en) A post-filtered (algebraic sum) for controlling a phase locked loop modulator.
EP0874463A3 (en) Multiband PLL frequency synthesizer
WO2000014879A3 (en) Digital frequency synthesizer
CA2156269A1 (en) Frequency Synthesizer
MY118263A (en) Ea modulator-controlled phase-locked-loop circuit
CA2159762A1 (en) Duty Cycled Control Implemented Within a Frequency Synthesizer
AU2002231624A1 (en) Radio transceiver having a phase-locked loop circuit
US4841255A (en) Frequency synthesizer
AU1094199A (en) Phase-locked loop and method for automatically locking to a variable input frequency
WO2004054107A3 (en) Phase-locking loop with a modulator
EP1206039A3 (en) A synthesizer arrangement and a method for generating signals, particularly for a multimode radio telephone device
WO2002076009A1 (en) Fractional-n frequency synthesizer with fractional compensation method
US20070200638A1 (en) All digital phase locked loop system and method
EP0750389A3 (en) Converter
EP0552753B1 (en) PLL frequency synthesizer having power saving function
EP0196868A2 (en) Frequency synthesizer modulation response linearization
GB9217818D0 (en) Power saving frequency synthesizer with fast pull-in feature
AU2003224367A1 (en) Pll circuit
AU607377B2 (en) Transmitter having pll circuit
AU2001264413A1 (en) Phase lock circuit
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98804427.7

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

ENP Entry into the national phase

Ref document number: 1999 533518

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1998955864

Country of ref document: EP

Ref document number: 1019997007575

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1998955864

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019997007575

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1998955864

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1019997007575

Country of ref document: KR