WO2000011605A2 - Fragment operations in a 3d-graphics pipeline - Google Patents
Fragment operations in a 3d-graphics pipeline Download PDFInfo
- Publication number
- WO2000011605A2 WO2000011605A2 PCT/US1999/019363 US9919363W WO0011605A2 WO 2000011605 A2 WO2000011605 A2 WO 2000011605A2 US 9919363 W US9919363 W US 9919363W WO 0011605 A2 WO0011605 A2 WO 0011605A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pixel
- per
- test
- fragment
- stencil
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
- G06T15/80—Shading
- G06T15/87—Gouraud shading
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/10—Geometric effects
- G06T15/30—Clipping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T11/00—2D [Two Dimensional] image generation
- G06T11/40—Filling a planar surface by adding surface attributes, e.g. colour or texture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/04—Texture mapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/10—Geometric effects
- G06T15/20—Perspective computation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/10—Geometric effects
- G06T15/40—Hidden part removal
- G06T15/405—Hidden part removal using Z-buffer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
- G06T15/80—Shading
- G06T15/83—Phong shading
Definitions
- This invention relates to high-performance 3-D graphics imaging. More particularly, the invention relates to per-fragment operations in a 3D-graphics pipeline.
- Computer graphics is the art and science of generating pictures with a computer. Generation of pictures, or images, is commonly called rendering. Generally, in three-dimensional (3D) computer graphics, geometry that represents surfaces (or volumes) of objects in a scene is translated into pixels stored in a framebuffer and then displayed on a display device.
- 3D three-dimensional
- 3D animation In a 3D animation, a sequence of still images is displayed, giving the illusion of motion in three-dimensional space.
- Interactive 3D computer graphics allows a user to change his viewpoint or change the geometry in real-time, thereby requiring the rendering system to create new images on the fly in real time.
- each renderable object In 3D computer graphics, each renderable object generally has its own local object coordinate system and, therefore, needs to be translated (or transformed) from object coordinates to pixel-display coordinates.
- this translation is a four-step process: 1) translation from object coordinates to world coordinates, the coordinate system for the entire scene, 2) translation from world coordinates to eye coordinates, based on the viewing point of the scene, 3) translation from eye coordinates to perspective-translated eye coordinates and 4) translation from perspective-translated eye coordinates to pixel (screen) coordinates.
- These translation steps can be compressed into one or two steps by pre-computing appropriate translation matrices before any translation occurs.
- Pixel coordinates are points in three-dimensional space in either screen precision (that is to say, pixels) or object precision (that is to say, high-precision numbers, usually floating-point).
- FIG. 1 shows a three-dimensional object, a tetrahedron, with its own coordinate axes (x object> v object> z object)-
- the three-dimensional object is translated, scaled and placed in the viewing point's coordinate system based on (x cye , y eye , z eye ).
- the object is projected onto the viewing plane, thereby correcting for perspective. At this point, the object appears to have become two-dimensional.
- the object's z-coordinates are preserved for later use in hidden-surface removal.
- the object is finally translated to screen coordinates, based on (x screen , Y sc een , z Screen ), where z screen is going perpendicularly into the page. Points on the object now have their x and y coordinates described by pixel location (and fractions thereof) within the display screen and their z coordinates in a scaled version of distance from the viewing point.
- Deering et al. includes a diagram of a generic 3D-graphics pipeline (that is to say, a Tenderer, or a rendering system) that it describes as "truly generic, as at the top level nearly every commercial 3D graphics accelerator fits this abstraction.”
- This pipeline diagram is reproduced here as FIG. 6. (In this figure, the blocks with rounded corners typically represent functions or process operations, while sharp-cornered rectangles typically represent stored data or memory.)
- the first step within the floating point-intensive functions of the generic 3D-graphics pipeline after the data input is the transformation step (step 614), described above.
- the transformation step also includes "get next polygon.”
- the second step the clip test, checks the polygon to see if it is at least partially contained in the view volume (sometimes shaped as a frustum) (step 616). If the polygon is not in the view volume, it is discarded. Otherwise, processing continues.
- the third step is face determination, where polygons facing away from the viewing point are discarded (step 618).
- the fourth step, lighting computation generally includes the set up for Gouraud shading and/or texture mapping with multiple light sources of various types but could also be set up for Phong shading or one of many other choices (step 622).
- the fifth step, clipping deletes any portion of the polygon that is outside of the view volume because that portion would not project within the rectangular area of the viewing plane (step 624).
- polygon clipping is done by splitting the polygon into two or more smaller polygons that both project within the area of the viewing plane. Polygon clipping is computationally expensive.
- the sixth step, perspective divide does perspective correction for the projection of objects onto the viewing plane (step 626).
- the points representing vertices of polygons are converted to pixel-space coordinates by step seven, the screen space conversion step (step 628).
- edge walking and span interpolation e.g.: x, y and z coordinates, RGB color, texture map space, u and v coordinates and the like.
- edge walking incrementally generates horizontal spans for each raster line of the display device by incrementing values from the previously generated span (in the same polygon), thereby "walking" vertically along opposite edges of the polygon.
- span interpolation step 636) "walks" horizontally along a span to generate pixel values, including a z- coordinate value indicating the pixel's distance from the viewing point.
- the z- buffered blending also referred to as Testing and Blending
- step 638 generates a final pixel-color value.
- the pixel values include color values, which can be generated by simple Gouraud shading (that is to say, interpolation of vertex-color values) or by more computationally expensive techniques such as texture mapping (possibly using multiple texture maps blended together), Phong shading (that is to say, per-fragment lighting) and or bump mapping (perturbing the interpolated surface normal).
- a double-buffered MUX output look-up table operation is performed (step 644).
- the generic 3D-graphics pipeline includes a double-buffered framebuffer, so a double-buffered MUX is also included.
- An output lookup table is included for translating color-map values.
- the z-buffered blend By comparing the generated z-coordinate value to the corresponding value stored in the Z Buffer, the z-buffered blend either keeps the new pixel values (if it is closer to the viewing point than previously stored value for that pixel location) by writing it into the framebuffer or discards the new pixel values (if it is farther).
- antialiasing methods can blend the new pixel color with the old pixel color.
- the z-buffered blend generally includes most of the per- fragment operations, described below.
- the z-buffered-blend step actually incorporates many smaller per- fragment operational steps.
- APIs Application Program Interfaces
- Open Graphics Library OpenGL
- D3D Dynamic Hossion Initiation Device
- Performer Inventor
- B-Render A review of some exemplary OpenGL per- fragment operations follows so • that generic similarities and true differences between the inventive structures and methods and conventional structures and procedures can be more readily appreciated.
- the language of the OpenGL API is adopted, except as contraindicated herein. (See, for example, Open Architecture Review Board, OpenGL Reference Manual. 2nd edition (Addison- Wesley Developers Press, 1996) and OpenGL Architecture Review Board, OpenGL Programming Guide. 2nd edition (Addison- Wesley, 1997), both incorporated herein by reference.
- a framebuffer stores a set of pixels as a two-dimensional array.
- Each pixel stored in the framebuffer is a set of bits.
- the number of bits per pixel may vary depending on the particular implementation or context. An implementation may allow a choice in the selection of the number of bits per pixel, but within a context all pixels have the same number of bits.
- Corresponding bits from each pixel in the framebuffer form a bitplane.
- Each bitplane contains a single bit from each pixel.
- the bits at location (x, y) of all the bitplanes in the framebuffer constitute the single pixel (x, y).
- Groups of bitplanes form several logical buffers, namely, the color, depth, stencil and accumulation buffers.
- the color buffer in turn, includes a front left, front right, back left, back right and some additional auxiliary buffers.
- the values stored in the front buffers are the values typically displayed on a display monitor while the contents of the back buffers and auxiliary buffers are invisible and not displayed.
- Stereoscopic contexts display both the front left and the front right buffers, while monoscopic contexts display only the front left buffer.
- the color buffers must have the same number of bitplanes, but particular implementations or context may not provide right buffers, back buffers or auxiliary buffers at all, and an implementation or context may additionally provide or not provide stencil, depth or accumulation buffers.
- the color buffers generally consist of unsigned-integer color indices (R, G, B) and, optionally, a number "A" of unsigned-integer value.
- the values could be floating-point numbers or signed-integer values.
- the number of bitplanes in each of the color buffers, the depth buffer (if provided), the stencil buffer (if provided) and the accumulation buffer (if provided) is fixed on a per-context basis. If an accumulation buffer is provided, it has at least as many bitplanes per R, G and B color component as do the color buffers.
- a rasterization-produced fragment with window coordinates of (x WINDOW , Y W ⁇ NDOW ) modifies the pixel in the framebuffer at those coordinates based on a number of tests, parameters and conditions.
- tests typically performed sequentially, beginning with a fragment and its associated data and finishing with a final output stream to the framebuffer, are (in the order performed, with some variation among APIs): pixel- ownership test, scissor test, alpha test, color test, stencil test, depth test, blending, dithering and logic operations.
- pixel- ownership test scissor test
- alpha test alpha test
- color test stencil test
- depth test depth test
- blending depth test
- blending depth test
- the pixel-ownership test determines if the pixel at location (X ⁇ NDOW) Y WINDOW ) in the framebuffer is currently owned by the graphics-language context. If it is not, the window system decides the fate of the incoming fragment. Possible results are that the fragment is discarded or that some subset of the subsequent per-fragment operations are applied to the fragment. Pixel ownership allows the window system to properly control the GL's behavior. Assume that in a computer having a display screen, one or several processes are running and that each process has a window on the display screen. For each process, the associated window defines the pixels to which the process wants to write or render.
- the window associated with one process may be in front of the other window associated with another process, behind that other window or along with the other window entirely visible. Since there is only a single framebuffer for the entire display screen, the pixel-ownership test determines which process and associated window owns each of the pixels. If a particular process does not "own" a pixel, it fails the pixel-ownership test relative to the framebuffer, and that pixel is thrown away.
- the pixel-ownership test is run by each process. For a given pixel location in the framebuffer, that pixel passes the pixel-ownership test for at most one of the processes and fails the pixel-ownership test for all other processes. Only one process owns a particular framebuffer pixel at the same time.
- the pixel-ownership test may not be particularly relevant. For example, if the scene is being rendered to an off-screen buffer and subsequently block transferred ("blitted") to the desktop, pixel ownership is not particularly relevant. Each pixel that a process tests automatically or necessarily passes the pixel-ownership test (if it is even executed) because each process effectively owns its own off-screen buffer and nothing is in front of that buffer.
- the pixel is not owned by that process, writing a pixel value to that location is unnecessary. All subsequent processing for that pixel may be ignored.
- all the data associated with a particular pixel on the screen is read during rasterization. All information for any polygon that feeds that pixel is read, including information as to the identity of the process that owns that framebuffer pixel, as well as the z-buffer, the color value, the old color value, the alpha value, stencil bits and so forth.
- a process owns the pixel, then the other downstream processes are executed (for example, scissor test, alpha test and the like).
- the scissor test determines if (X WTNDOW . Y WINDOW ) ⁇ es within a scissor rectangle defined by four coordinate values corresponding to a left bottom (left, bottom) coordinate, a width of the rectangle and a height of the rectangle. (See, for example, the OpenGL procedure Scissor(left, bottom, width, height). If left ⁇ x WINDO w ⁇ left+width and bottom ⁇ Y W ⁇ NDOW ⁇ bottom+height, then the scissor test passes. Otherwise, the scissor test fails, and the particular fragment being tested is discarded. In simple terms, a scissor rectangle defines a screen-aligned region.
- This scissor rectangle is useful in that only pixels from a polygon that fall in that screen-aligned scissor rectangle change. In the event that a polygon straddles the scissor rectangle, only those pixels that are inside the rectangle may change.
- An implementation may allow more than one scissor rectangle.
- a scissor rectangle list can be used for rendering to a window that is partially obscured such that the visible portion of the window consists of more than one rectangular region.
- the scissor test provides means for discarding pixels and/or fragments before they actually get to the framebuffer to cause the output to change.
- the pipeline calculates everything it needs to determine the z-value and color of that pixel. Once z value and color are determined, that information helps to determine what information is placed in the framebuffer, thereby determining what is on the display screen.
- the stipple test uses a 32x32-bit window-aligned stipple pattern.
- the stipple pattern is a mask of 0s and Is.
- the stipple pattern is tiled on the window.
- the stipple test passes if the bit in the stipple pattern at (X W ⁇ NDOW> Y WINDOW ) is set, i- e - is 1- Otherwise, the stipple test fails, and the particular fragment being tested is discarded.
- Color is defined by four values, red (R), green (G), blue (B) and alpha (A).
- the RGB values define the contribution from each of the primary colors, and alpha is related to the transparency. Typically, color is a 32-bit value, 8-bits for each component, though such representation is not limited to 32-bits.
- the alpha test compares the alpha value of a given pixel to an alpha-reference value. Any pixel not passing the alpha test is thrown away or otherwise discarded.
- the type of comparison may also be specified.
- the comparison may be a greater-than operation, a less-than operation and so forth. If the comparison is a greater-than operation, then the pixel's alpha value has to be greater than the reference to pass the alpha test. So if the pixel's alpha value is 0.9, the reference alpha is 0.8 and the comparison is greater-than, then that pixel passes the alpha test.
- the alpha test is a per- fragment operation and happens after all of the fragment coloring calculations and lighting and shading operations are completed. Each of these per- fragment operations may be thought of as part of the conventional z-buffer blending operations.
- the color test is similar to the alpha test described hereinbefore, except that rather than performing the magnitude or logical comparisons between the pixel alpha (A) value and a reference value, the color test performs a magnitude or logical comparison between one or a combination of the R, G or B color components and reference value(s). Although for the alpha test, one typically has one value for each component, for the color test there are effectively two values per component, a maximum value and a minimum value.
- the comparison test may be, for example, greater-than, less-than, equal-to, greater-than-or-equal-to, "greater-than-c, and less- than c 2 ,” where c, and c 2 are predetermined reference values, and so forth.
- c, and c 2 are predetermined reference values, and so forth.
- One might, for example, specify a reference minimum R value and a reference maximum R value, such that the color test passes only if the pixel R value is between that minimum and maximum.
- the color test might be useful to provide blue-screen functionality, for example.
- the stencil test conditionally discards a fragment based on the outcome of a comparison between a value stored in a stencil buffer at location (X W ⁇ NDOW> Y W ⁇ NDOW ) an a reference value. If the stencil test fails, the incoming fragment is discarded, although the corresponding stencil buffer value may be modified in accordance with the specified stencil operation to be carried out on failing the stencil test.
- a tag having the stencil bits is also written into the framebuffer. These stencil bits are part of the pipeline state.
- the type of the stencil test to perform can be specified at the time the geometry is rendered.
- the stencil bits are used to implement various filtering, masking or stenciling operations. For example, if a particular fragment ends up affecting a particular pixel in the framebuffer, then the stencil bits can be written to the framebuffer along with the pixel information.
- stencil comparison functions are permitted such that the stencil test passes never, always or if the reference value is less than, less than or equal to, equal to, greater than or equal to, greater than, or not equal to the masked stored value in the stencil buffer.
- the reference value and the comparison value can have multiple bits, typically 8 bits so that 256 different values may be represented.
- the depth-buffer test discards the incoming fragment if a depth comparison fails.
- the comparison is programmatically enabled or disabled. When the depth test is disabled, the depth comparison and subsequent possible updates to the depth-buffer value are bypassed, and a fragment is passed to the next operation.
- the stencil bits are also involved and may be modified even if the test is bypassed. In this case, the stencil value is modified as if the depth-buffer test passed. If the depth test is enabled, the depth comparison takes place and the depth buffer and stencil value may subsequently be modified.
- Depth comparisons are implemented in which possible outcomes are as follows: the depth-buffer test passes never, always or if the incoming fragment's z wrNDO w value is less than, less than or equal to, equal to, greater than, greater than or equal to, or not equal to the depth value stored at the location given by the incoming fragment's ( X WINDOW ) Y WINDOW ) coordinates. If the depth-buffer test fails, the incoming fragment is discarded. The stencil value at the fragment's (x WINDO w > Y WINDOW ) coordinate is updated according to the function currently in effect for depth-buffer test failure.
- the fragment continues to the next operation and the value of the depth buffer at the fragment's ( X W ⁇ NDOW> Y WINDOW ) location is set to the fragment's Z W T MDOW value.
- the stencil value is updated according to the function currently in effect for depth-buffer test success.
- Blending combines the incoming fragment's R, G, B and A values with the R, G, B and A values stored in the framebuffer at the incoming fragment's (X WTNDOW* Y WINDOW ) location. This blending is typically dependent on the incoming fragment's alpha value (A) and that of the corresponding framebuffer stored pixel.
- Cs refers to the source color for an incoming fragment
- Cd refers to the destination color at the corresponding framebuffer location
- Cc refers to a constant color in-the GL state. Subscripts of 's,' 'd' and V respectively denote individual RGB A components of these colors.
- blending is an operation that takes color in the framebuffer and the color in the fragment and blends them together.
- the manner in which blending is achieved that is, the particular blending function, may be selected from various alternatives for both the source and destination.
- the blending equation is evaluated separately for each color component and its corresponding weighting coefficient.
- Each of the four R, G, B, A components has its own weighting factor.
- the blending test (or blending equation) is part of the pipeline state and can potentially change for every polygon but, more typically, changes only for an object made up of several polygons.
- blending is performed only after other tests such as the pixel- ownership test and stencil test have passed. Then it is clear that the pixel or fragment under consideration would or could have an effect in the output.
- Dithering selects between two color values or indices.
- the value of any of the color components is essentially a fixed-point value, c, with m bits to the left of the binary point, where m is the number of bits allocated to that component in the framebuffer.
- dithering selects a value c' such that c'e ⁇ max ⁇ 0, Ceiling(c)- 1 ⁇ , Ceiling(c) ⁇ .
- c being a single-color index. This selection may depend on the X WINDOW an d Y WINDOW coordinates of the pixel. (The value of c cannot be larger than the maximum value representable in the framebuffer for the color component.)
- a dithered value produced by any algorithm generally depends on only the incoming value and the fragment's x and y window coordinates.
- each color component is truncated to a fixed-point value with as many bits as there are in the corresponding framebuffer component.
- a final logical operation applies between the incoming fragment's color or index values and the color or index values stored in the framebuffer at the corresponding location.
- the result of the logical operation replaces the values in the framebuffer at the fragment's (x, y) coordinates.
- Various logical operations may be implemented between source (s) and destination (d), including for example: CLEAR, SET, AND, NOOP, XOR, OR, NOR, NAND, INVERT, COPY, INVERTED AND, EQUIVALENCE, REVERSE OR, REVERSE AND, INVERTED COPY and INVERTED OR.
- Logical operations are performed independently for each color-index buffer that is selected for writing or for each red, green, blue and alpha value of each color buffer that is selected for writing. Antialiasing
- Pixels are the smallest individually controllable element of the display device. However, with images quantized into discrete pixels, spatial aliasing occurs.
- a typical aliasing artifact is a "staircase" effect caused when a straight line or edge cuts diagonally across rows of pixels.
- Some rendering systems reduce aliasing effects by dividing pixels into sub- pixels, where each sub-pixel can be colored independently. When the image is to be displayed, the colors for all sub-pixels within each pixel are blended together to form an average color for the pixel.
- a renderer that uses up to 16 sub-pixels per pixel is described in Akeley, "RealityEngine Graphics," SIGGRAPH93 Proceedings, 1-6 August 1993, Computer Graphics Proceedings, Annual Conference Series, pages 109 to 116 (ACM SIGGRAPH, New York, 1993, Softcover ISBN 0-201-58889-7 and CD-ROM ISBN 0- 201-56997-3, herein “Akeley” and incorporated by reference).
- the A-buffer is an antialiasing technique that reduces aliasing by keeping track of the percent coverage of a pixel by a rendered polygon.
- the sub-pixel antialiasing approach is not without its problems. Assuming each pixel is divided into an n*m number of sub-pixels, some, if not all, of computations in the fragment-operations pipeline increase in number by a factor of n*m.
- a counter approach to the n*m sub-pixels is the use of samples.
- prior-art fragment-operations pipelines select a fixed number H of these n*m sub-pixels from H fixed locations to represent the entire pixel.
- the fragment operations are applied to the H samples.
- each of the H samples is given the same weight in re-creating the pixel.
- all of the per- fragment operations of prior-art fragment- operations pipelines are done on a per-pixel basis where samples and sub-pixels have not been implemented. Where sub-pixels or samples or pixels are implemented, all of the pre- fragment operations are done on a respective per-sub-pixel or per-sample basis.
- the main drawback to the A-buffer technique is the need to sort polygons front-to-back (or back-to-front) at each pixel in order to get acceptable antialiased polygons. Accordingly, there is a need for a multi-dimensionally flexible per- fragment pipeline. There is always a need for an antialiasing method that improves on the rendered image.
- the apparatus include a port for receiving commands from a graphics application, an output for sending a rendered image to a display and a fragment-operations pipeline, coupled to the port and to the output, the pipeline including a stage for performing a fragment operation on a fragment on a per-pixel basis, as well as a stage for performing a fragment operation on the fragment on a per- sample basis.
- the stage for performing on a per-pixel basis is one of the following: a scissor-test stage, a stipple-test stage, an alpha-test stage or a color-test stage.
- the stage for performing on a per-sample basis is one of the following: a Z-test stage, a blending stage or a dithering stage.
- the apparatus programmatically selects whether to perform a stencil test on a per-pixel or a per-sample basis and performs the stencil test on the selected basis.
- the apparatus programmatically selects a set of subdivisions of a pixel as samples for use in the per-sample fragment operation and performs the per-sample fragment operation, using the programmatically selected samples.
- the apparatus programmatically allows primitive based anti-aliasing, i.e. the anti-aliasing may be turned on or off on a per-primitive basis.
- the apparatus programmatically performs several passes through the geometry. The apparatus selects the first set of subdivisions of a pixel as samples for use in the per-sample fragment operation and performs the per-sample fragment operation, using the programmatically selected samples. It then programmatically selects a different set of the pixel subdivisions as samples for use in a second per-sample fragment operation and then performs the second per-sample fragment operation, using the programmatically selected samples.
- the color values resulting from the second pass are accumulated with the color values from the first pass.
- Several passes can be performed to effectively increase the number of samples per pixel. The sample locations for each pass are different and the pixel color values are accumulated with the results of the previous passes.
- the apparatus programmatically selects a set of subdivisions of a pixel as samples for use in the per-sample fragment operation, programmatically assigns weights to the samples in the set and performs the per-sample fragment operation on the fragment.
- the apparatus programmatically determines the method for combining the color values of the samples in a pixel to obtain the resulting color in the framebuffer at the pixel location.
- the apparatus programmatically selects the depth value assigned to a pixel in the depth buffer from the depth values of all the samples in the pixel.
- the apparatus includes a method to clear the color, depth, and stencil buffers partially or fully, without a read-modify-write operation on the framebuffer.
- the apparatus includes a method for considering per-pixel depth values assigned to the polygon as well as the depth values interpolated from those specified at the vertices of the polygon.
- the apparatus includes a method for considering per-pixel stencil values assigned to the polygon in stencil test, as well as the specified stencil reference value of the polygon.
- the apparatus includes a method for determining if any pixel in the scene is visible on the screen without updating the color buffer.
- FIG. 1 shows a three-dimensional object, a tetrahedron, in various coordinate systems.
- FIG. 2 is a block diagram illustrating the components and data flow in the pixel block.
- FIG. 3 is a high-level block diagram illustrating the components and data flow in a 3D-graphics pipeline incorporating the invention.
- FIG. 4 illustrates the relationship of samples to pixels and stamps and the default sample grid, count and locations according to one embodiment.
- FIG. 5 is a block diagram of the pixel-out unit.
- FIG. 6 is a reproduction of the Deering et al. generic 3D-graphics pipeline.
- FIG. 7 is a method- flow diagram of the pipeline of FIG. 3.
- FIG. 8 illustrates a system for rendering three-dimensional graphics images.
- FIG. 9 shows an example of how the cull block produces fragments from a partially obscured triangle.
- FIG. 10 demonstrates how the pixel block processes a stamp's worth of fragments.
- FIGS. 11 and 12 are alternative embodiments of a 3D-graphics pipeline incorporating the invention.
- the Rendering System 20 The Rendering System 20
- End Frame and Prefetch End Frame Packets 32
- BKE the back-end block 84C.
- CUL the cull unit 846.
- MIJ the mode-injection unit 847.
- PHG the Phong unit 84A.
- PIX the pixel block 84B.
- PXO the pixel-out unit 280.
- SRT the sort unit 844.
- TEX the texture unit 849.
- VSP a visible stamp portion.
- FIG. 8 illustrates a system 800 for rendering three-dimensional graphics images.
- the rendering system 800 includes one or more of each of the following: data- processing units (CPUs) 810, memory 820, a user interface 830, a co-processor 840 such as a graphics processor, communication interface 850 and communications bus 860.
- CPUs data- processing units
- memory 820 typically includes high-speed, volatile random-access memory (RAM), as well as non-volatile memory such as read-only memory (ROM) and magnetic disk drives.
- RAM volatile random-access memory
- ROM read-only memory
- the memory 820 typically contains software 821.
- the software 821 is layered: Application software 8211 communicates with the operating system 8212, and the operating system 8212 communicates with the I/O subsystem 8213.
- the I/O subsystem 8213 communicates with the user interface 830, the co-processor 840 and the communications interface 850 by means of the communications bus 860.
- the user interface 830 includes a display monitor 831.
- the communications bus 860 communicatively interconnects the CPU 810, memory 820, user interface 830, graphics processor 840 and communication interface 850.
- the memory 820 may include spatially addressable memory (SAM).
- SAM allows spatially sorted data stored in the SAM to be retrieved by its spatial coordinates rather than by its address in memory.
- a single SAM query operation can identify all of the data within a specified spatial volume, performing a large number of arithmetic comparisons in a single clock cycle.
- the address space of the co-processor 840 may overlap, be adjacent to and/or disjoint from the address space of the memory 820, as is well understood in the art of memory mapping. If, for example, the CPU 810 writes to an accelerated graphics port at a predetermined address and the graphics co-processor 840 reads at that same predetermined address, then the CPU 810 can be said to be writing to a graphics port and the graphics processor 840 to be reading from such a graphics port.
- the graphics processor 840 is implemented as a graphics pipeline, this pipeline itself possibly containing one or more pipelines.
- FIG. 3 is a high-level block diagram illustrating the components and data flow in a 3D-graphics pipeline 840 incorporating the invention.
- the 3D-graphics pipeline 840 includes a command-fetch-and- decode block 841, a geometry block 842, a mode-extraction block 843, a sort block 844, a setup block 845, a cull block 846, a mode-injection block 847, a fragment block 848, a texture block 849, a Phong block 84A, a pixel block 84B, a back-end block 84C and sort, polygon, texture and framebuffer memories 84D, 84E, 84F, 84G.
- the memories 84D, 84E, 84F, 84G may be a part of the memory 820.
- FIG. 7 is a method-flow diagram of the pipeline of FIG. 3.
- FIGS. 11 and 12 are alternative embodiments of a 3D-graphics pipeline incorporating the invention.
- the command-fetch-and-decode block 841 handles communication with the host computer through the graphics port. It converts its input into a series of packets, which it passes to the geometry block 842. Most of the input stream consists of geometrical data, that is to say, lines, points and polygons. The descriptions of these geometrical objects can include colors, surface normals, texture coordinates and so on. The input stream also contains rendering information such as lighting, blending modes and buffer functions.
- the geometry block 842 handles four major tasks: transformations, decompositions of all polygons into triangles, clipping and per-vertex lighting calculations for Gouraud shading.
- the geometry block 842 transforms incoming graphics primitives into a uniform coordinate space ("world space”). It then clips the primitives to the viewing volume ("frustum"). In addition to the six planes that define the viewing volume (left, right, top, bottom, front and back), the Subsystem provides six user-definable clipping planes. After clipping, the geometry block 842 breaks polygons with more than three vertices into sets of triangles to simplify processing.
- the geometry block 842 calculates the vertex colors that the fragment block 848 uses to perform the shading.
- the mode-extraction block 843 separates the data stream into two parts: vertices and everything else. Vertices are sent to the sort block 844. Everything else (lights, colors, texture coordinates, etc.), it stores in the polygon memory 84E, whence it can be retrieved by the mode-injection block 847.
- the polygon memory 84E is double buffered, so the mode-injection block 847 can read data for one frame while the mode- extraction block 843 is storing data for the next frame.
- the mode data stored in the polygon memory falls into three major categories: per- frame data (such as lighting), per-primitive data (such as material properties) and per-vertex data (such as color).
- per-frame data such as lighting
- per-primitive data such as material properties
- per-vertex data such as color
- the mode-extraction block 843 sends the sort block 844 a packet containing the vertex data and a pointer (the "color pointer") into the polygon memory 84E.
- the packet also contains fields indicating whether the vertex represents a point, the endpoint of a line or the corner of a triangle.
- the vertices are sent in a strictly time-sequential order, the same order in which they were fed into the pipeline.
- the packet also specifies whether the current vertex forms the last one in a given primitive, that is to say, whether it completes the primitive. In the case of triangle strips ("fans") and line strips (“loops”), the vertices are shared between adjacent primitives. In this case, the packets indicate how to identify the other vertices in each primitive.
- the sort block 844 receives vertices from the mode-extraction block 843 and sorts the resulting points, lines and triangles by tile. (A tile is a data structure described further below.)
- the sort block 844 maintains a list of vertices representing the graphic primitives and a set of tile pointer lists, one list for each tile in the frame.
- the sort block 844 receives a vertex that completes a primitive, it checks to see which tiles the primitive touches. For each tile a primitive touches, the sort block adds a pointer to the vertex to that tile's tile pointer list.
- each sort-block output packet represents a complete primitive.
- the sort block 844 sends its output in tile-by-tile order: all of the primitives that touch a given tile, then all of the primitives that touch the next tile, and so on. Thus, the sort block 844 may send the same primitive many times, once for each tile it touches.
- the setup block 845 calculates spatial derivatives for lines and triangles.
- the block 845 processes one tile's worth of data, one primitive at a time. When the block 845 is done, it sends the data on to the cull block 846.
- the setup block 845 also breaks stippled lines into separate line segments (each a rectangular region) and computes the minimum z value for each primitive within the tile.
- Each packet output from the setup block 845 represents one primitive: a triangle, line segment or point.
- the cull block 846 accepts data one tile's worth at a time and divides its processing into two steps: SAM culling and sub-pixel culling.
- SAM cull discards primitives that are hidden completely by previously processed geometry.
- the sub-pixel cull takes the remaining primitives (which are partly or entirely visible) and determines the visible fragments.
- the sub-pixel cull outputs one stamp's worth of fragments at a time, herein a "visible stamp portion.”
- a stamp is a data structure described further below.
- FIG. 9 shows an example of how the cull block 846 produces fragments from a partially obscured triangle.
- a visible stamp portion produced by the cull block 846 contains fragments from only a single primitive, even if multiple primitives touch the stamp. Therefore, in the diagram, the output VSP contains fragments from only the gray triangle.
- the fragment formed by the tip of the white triangle is sent in a separate VSP, and the colors of the two VSPs are combined later in the pixel block 84B.
- Each pixel in a VSP is divided into a number of samples to determine how much of the pixel is covered by a given fragment.
- the pixel block 84B uses this information when it blends the fragments to produce the final color of the pixel.
- the mode- injection block 847 retrieves block-mode information (colors, material properties, etc.) from the polygon memory 84E and passes it downstream as required. To save bandwidth, the individual downstream blocks cache recently used mode information. The mode-injection block 847 keeps track of what information is cached downstream and only sends information as necessary.
- the main work of the fragment block 848 is interpolation.
- the block 848 interpolates color values for Gouraud shading, surface normals for Phong shading and texture coordinates for texture mapping. It also interpolates surface tangents for use in the bump-mapping algorithm if bump maps are in use.
- the fragment block 848 performs perspective-corrected interpolation using barycentric coefficients.
- the texture block 849 applies texture maps to the pixel fragments. Texture maps are stored in the texture memory 84F. Unlike the other memory stores described previously, the texture memory 84F is single buffered. It is loaded from the memory 820 using the graphics port interface. Textures are mip-mapped. That is to say, each texture comprises a series of texture maps at different levels of detail, each map representing the appearance of the texture at a given distance from the eye point. To reproduce a texture value for a given pixel fragment, the text block 849 performs tri-linear interpolation from the texture maps, to approximate the correct level of detail. The texture block 849 also performs other interpolation methods, such as anisotropic interpolation.
- the texture block 849 supplies interpolated texture values (generally as RGBA color values) to the Phong block 84A on a per-fragment basis.
- Bump maps represent a special kind of texture map. Instead of a color, each texel of a bump map contains a height field gradient.
- the Phong block 84A performs Phong shading for each pixel fragment. It uses the material and lighting information supplied by the mode-injection block 847, the texture colors from the texture block 849 and the surface normal generated by the fragment block 848 to determine the fragment's apparent color. If bump mapping is in use, the Phong block 847 uses the interpolated height field gradient from the texture block 849 to perturb the fragment's surface normal before shading.
- the pixel block 84B receives VSPs, where each fragment has an independent color value.
- the pixel bock 84B performs a scissor test, an alpha test, stencil operations, a depth test, blending, dithering and logic operations on each sample in each pixel. When the pixel block 84B has accumulated a tile's worth of finished pixels, it combines the samples within each pixel (thereby performing antialiasing of pixels) and sends then to the back end 84C for storage in the framebuffer 84G.
- FIG. 10 shows a simple example of how the pixel block 84B may process a stamp's worth of fragments.
- the pixel block receives two VSPs, one from a gray triangle and one from a white triangle. It then blends the fragments and the background color to produce the final pixels.
- the block 84B weights each fragment according to how much of the pixel it covers or, to be more precise, by the number of samples it covers. As mentioned before, this is a simple example. The apparatus performs much more complex blending.
- the back-end block 84C receives a tile's worth of pixels at a time from the pixel block 84B and stores them into the framebuffer 84G.
- the back end 84C also sends a tile's worth of pixels back to the pixel block 84B because specific framebuffer values can survive from frame to frame. For example, stencil-bit values can remain constant over many frames but can be used in all of those frames.
- the back-end block 84C performs pixel-ownership tests, 2D drawing and sends the finished frame to the output devices.
- the block 84C provides the interface between the framebuffer 84G and the monitor 831 and video output.
- the pixel block 84B is the last block before the back end 84C in the 3D pipeline 840. It is responsible for performing per-fragment operations. In addition, the pixel block 84B performs sample accumulation for anti-aliasing.
- the pipeline stages before the pixel block 84B convert primitives into VSPs.
- the sort block 844 collects the primitives for each tile.
- the cull block 846 receives the data from the sort block in tile order and culls out parts of the primitives that do not contribute to the rendered images.
- the cull block 846 generates the VSPs.
- the texture and the Phong block units 849, 84A also receive the VSPs and are responsible for the texturing and lighting of the fragments, respectively.
- FIG. 2 is a block diagram illustrating the components and data flow in the pixel block 84B.
- the block 84B includes FIFOs 210, an input filter 220 and queues 230, 240.
- the pixel block 84B also includes an input processor 290, caches 260, 270 and a depth-interpolation unit 2L0.
- Also in pixel block 84B is a 3D pipeline 2M0 including scissor-, stipple-, alpha-, color- and stencil/Z-test units 2A0, 2B0, 2C0, 2D0, 2E0, as well as blending, dithering and logical-operations units 2F0, 2G0, 2H0.
- Per-sample stencil and z buffers 210, per-sample color buffers 2J0, the pixel-out unit 280 and the per-pixel tile buffers 2K0 also help compose the pixel block 84B.
- the input FIFOs 210a and 201b receive inputs from the Phong block 847 and the mode-injection block 847, respectively.
- the input FIFO 210a outputs to the color queue 230, while the input FIFO 210b outputs to the input filter 220.
- the input filter outputs to the pixel-out unit 280, the back-end block 84C and the VSP queue 240.
- the input processor 290 receives inputs from the queues 230, 240 and outputs to the stipple and mode caches 260, 270, as well as to the depth-interpolation unit 2L0 and the 3D pipeline 2M0.
- the first stage of the pipeline 2M0, the scissor-test unit 2A0, receives input from the input processor 290 and outputs to the stipple-test unit 2B0.
- the unit 2B0 outputs to the alpha-test unit 2C0, which outputs to the color-test unit, which outputs to the stencil/z-test unit 2E0, which outputs to the blending/dithering unit 2F0.
- the stencil z-test unit 2E0 also communicates with the per-sample z and stencil buffers 210, while the blending/dithering unit 2F0 and the logical-operations unit 2H0 both communicate with the per-sample color buffers 2J0.
- the components of the pipeline 2M0, the scissor-, stipple-, alpha-, color- and stencil/Z-test units 2A0, 2B0, 2C0, 2D0, 2E0 and the blending, dithering and logical- operations units 2F0, 2G0, 2H0 all receive input from the stipple and mode caches 260, 270.
- the stencil/Z-test unit 2E0 also receives inputs from the depth-interpolation unit 2L0.
- the pixel-out unit 280 communicates with the per-sample z, stencil and color buffers 210, 2J0 as well as with the per-pixel buffers 2K0.
- the per-pixel buffers 2K0 and the back-end block 84C are in communication.
- the pixel block 84B communicates with the Phong, mode-injection and back-end blocks 847, 84A, 84C. More particularly, the pixel block 84B receives input from the mode-injection and Phong blocks 847, 84A.
- the pixel block 84B receives VSPs and mode data from the mode-injection block 847 and receives fragment colors for the VSPs from the Phong block 84A.
- the Phong block 84A may also supply per-fragment depth or stencil values for VSPs.
- the fragment colors for the VSPs arrive at the pixel block 84B in the same order as the VSPs.
- the pixel block 84B processes the data for each visible sample according to maintained mode settings.
- the pixel block 84B When the pixel block 84B finishes processing all stamps for the current tile, it signals the pixel-out unit 280 to output the color, z and stencil buffers for the tile.
- the pixel-out unit 280 processes the pixel samples to generate color, z and stencil values for the pixels. These pixel values are sent to the back-end block 84C which has the memory controller for the framebuffer 84G.
- the back-end block 84C prepares the current tile buffers for rendering of geometry (VSPs) by the pixel block 84B. This may involve loading of the existing color, z C, and stencil values from the framebuffer 84G.
- the on-chip per-sample z, stencil and color buffers 210, 2J0 are double buffered.
- the depth and blend units 2E0, 2F0 can write to a second tile.
- the per- sample color, z- and stencil buffers 210, 2 JO are large enough to store one tile's worth of data.
- per-pixel buffers 2K0 are an intermediate storage interfacing with the back-end block 84C.
- the pixel block 84B also receives some packets bound for the back-end block 84C from the mode-injection block 847.
- the input filter 220 appropriately passes these packets on to (the prefetch queue of) the back end 84C, where they are processed in the order received. Some packets are also sent to (the input queue in) the pixel-out unit 280.
- the pixel block 84B receives input from the mode- injection and Phong blocks 847 and 84 A. There are two input queues to handle these two inputs.
- the data packets from the mode-injection block 847 go to the VSP queue 240 and the fragment color (and depth or stencil if enabled) packets from the Phong block 84A go to the color queue 230.
- the mode-injection block 847 places the data packets in the input FIFO 210.
- the input filter 220 examines the packet header and sends the data bound for the back-end block 84C to the back-end block 84C and the data packets needed by the pixel block 84B to the VSP queue 240.
- the majority of the packets received from the mode-injection block 847 are bound for the VSP queue 240, some go only to the back-end block 84C and some are copied into the VSP queue 240 as well as sent to the back-end and the pixel-out units 84C, 280.
- a typical rendering sequence may have the following operations: (1) initialize the color, z and stencil buffers 2 JO, 210 to their clear values, if needed, (2) bit background image(s) into the buffer(s) 2 JO, 210, if needed, (3) render geometry, (4) bit again, (5) render some more geometry, (6) complete and flip. If the bit operation (2) covers the entire window, a clearing operation for that buffer may not be needed. If the bit covers the partial window, a clear may be needed. Furthermore, the initialization and bit (2) operations may happen in reverse order. That is to say, there may be a bit to (perhaps) the whole window followed by a clearing of a part of the window.
- the pre-geometry bits that cover the entire window do not require a scissor test.
- Tile alignment and scaling may be carried out by the back-end block 84C as image read back into the tile buffers.
- the post-geometry bits and the bits that cover part of the window or involve scaling are implemented as textured primitives in the pipeline.
- the clear operation is broken into two kinds.
- the pre-geometry entire-window-clear operation is carried out in the pixel-out unit 280, and the clear operation that covers only part of the window (and/or is issued after some geometry has been rendered) is carried out in the pixel-block pipeline.
- Both the pixel block 84B (the pixel-out unit 280) and the back-end block 84C are aware of the write masks for various buffers at the time the operation is invoked. In fact, the back-end block 84C uses the write masks to determine if it needs to read back the tile buffers. The readback of tile buffers may also arise when the rendering of a frame causes the polygon or sort memory 84E, 84D to overflow.
- the pipeline may break a user frame into two or more sequential frames. This may happen due to a context switch or due to polygon or sort memory 84E, 84D to overflow.
- a tile may be visited more than once in the pixel block 84B.
- the pixel block 84B (most likely the pixel-out unit 280) may need to clear the tile buffers 210, 2J0 with the "clear values" prior to rendering.
- the pixel color, z and stencil values are read back from the framebuffer memory 84G.
- the pixel block 84B compares the z values of the incoming samples to those of the existing samples to decide which samples to keep.
- the pixel block 84B also provides the capability to minimize any color bleeding artifacts that may arise from the splitting of a user frame.
- a first data structure is a sample.
- Each pixel in a VSP is divided into a number of samples. Given a pixel divided into an n-by-m grid, a sample corresponds to one of the n*m subdivisions.
- FIG. 4 illustrates the relationship of samples to pixels and stamps in one embodiment. The choices of n and m, as well as how many and which subdivisions to select as samples are all programmable in the co-processor 840. The grid, sample count and sample locations, however, are fixed until changed. Default n, m, count and locations are set at reset. FIG. 4 also illustrates the default sample grid, count and locations according to one embodiment.
- Each sample has a dirty bit, indicating whether either of the sample's color or alpha value has changed in the rendering process.
- a next data structure is a stamp.
- a stamp is a is a j-by-k multi-pixel grid within an image.
- a stamp is a 2x2-pixel area.
- a next data structure is a tile.
- a tile is an h-by-i multi-stamp area within an image.
- a tile is an 8x8-stamp area, that is to say, a 16x16-pixel area of an image.
- a next data structure is a packet.
- a packet is a structure for transferring information. Each packet consists of a header followed by packet data. The header indicates the type and format of the data that the packet contains.
- Begin_Frame and Prefetch_Begin_Frame packets have the same content except that their headers differ.
- a Begin_Frame packet signals the beginning of a user frame and goes to the pixel block 84B (the VSP queue 240).
- the Prefetch_Begin_Frame packet signals the beginning of a frame and is dispatched to the back-end block 84C (the back-end block input queue) and pixel out-block prefetch queues.
- End_Frame packet For every Begin_Frame packet, there is a corresponding End_Frame packet. However, multiple End_Frame packets may correspond to the same user frame. This can happen due to frame splitting on overflow, for example.
- Table 1 illustrates the format in one embodiment of the Begin_Frame and Prefetch_Begin_Frame packets. They contain Blocking_Interrupt. Window_X_Offset, Window_Y_Offset, Pixel_Format, No_Color_Buffer, No_Z_Buffer, No_Saved__Z_Buffer, No_Stencil_Buffer, No_Saved_Stencil_Buffer, Stencil_Mode, Depth_Output_S election, Color_Output_Selection, Color Output Overflow Selection and Vertical_Pixel_Count fields. A description of the fields follows.
- Block_3D_Pipe field to instruct the back-end block 84C to generate a blocking interrupt.
- WinSourceL, WinSourceR, WinTargetL and WinTargetR fields identify the window IDs of various buffers.
- the back end 84C uses them for pixel- ownership tests.
- the Window_X_Offset and Window_Y_Offset are also for the back end
- the Pixel_Format field specifies the format of pixels stored in the framebuffer 84G.
- the pixel block 84B uses this for format conversion in the pixel-out unit 280.
- One embodiment supports 4 pixel formats, namely 32-bits-per-pixel ARGB, 32-bits- per-pixel RGB A, 16-bits-per-pixel RGB_5_6_5, and 8-bits-per-pixel indexed color buffer formats.
- the SrcEqTarL and SrcEqTarR fields indicate the relationship between the source window to be copied as background in the left and right target buffers.
- the back end 84C uses them.
- the No_Color_Buffer flag if set, indicates that there is no color buffer and, thus, disables color buffer operations (such as blending, dithering and logical operations) and updates.
- the No_Saved_Color_Buffer flag if set, disables color output to the framebuffer 84G.
- the color values generated in the pixel block 84B are not to be saved in the framebuffer because there is no color buffer for this window in the framebuffer 84G.
- the No_Z_Buffer if set, indicates there is no depth buffer and, thus, disables all depth-buffer operations and updates.
- the No_Saved_Z_Buffer flag if set, disables depth output to the framebuffer 84G.
- the depth values generated in the pixel block 84B are not to be saved in the framebuffer 84G because there is no depth buffer for this window in the framebuffer 84G.
- the No_Stencil_Buffer flag if set, indicates there is no stencil buffer and, thus, disables all stencil operations and updates.
- the No_Saved_Stencil_Bufferfer flag if set, disables stencil output to the framebuffer 84G.
- the stencil values generated in the pixel block 84B are not to be saved in the framebuffer 84G because there is no stencil buffer for this window in the framebuffer 84G.
- the Stencil_Mode flag if set, indicates the stencil operations are on a per- sample basis (with 2 bits/sample, according to one embodiment) versus a per-pixel basis (with 8 bits per pixel, according to that embodiment).
- the pixel block 84B processes depth values on a per-sample basis but outputs them on a pixel basis.
- the Depth_Output_Selection field determines how the pixel block 84B chooses the per-pixel depth value from amongst the per-sample depth values.
- the field values are FIRST, NEAREST and FARTHEST.
- FIRST directs the selection of the depth value of the sample numbered 0 (that is, the first sample, in a zero-indexed counting schema) as the per-pixel depth value.
- NEAREST directs the selection of the depth value of the sample nearest the viewpoint as the per-pixel depth value.
- FARTHEST directs the selection of the depth value of the sample farthest from the viewpoint as the per-pixel depth value.
- the Color_Output_Selection field determines the criterion for combining the sample colors into pixels for color output.
- the Color_Output_Overflow_S election field determines the criterion for combining the sample colors into pixels for color output.
- the Color_Output_S election and Color_Output_Overflow_S election state parameters have a value of FIRST_S AMPLE, WEIGHTED, DIRTY_SAMPLES or MAJORITY.
- FIRST_S AMPLE directs the selection of the color of the first sample as the per-pixel color value.
- WEIGHTED directs the selection of a weighted average of the pixel's sample colors as the per-pixel color value.
- DIRTY_SAMPLES directs the selection of the average color of the dirty samples
- MAJORITY directs the selection of (1) the average of the samples' source colors for dirty samples or (2) the average of the samples' buffer colors for non-dirty samples — whichever of the dirty samples and clean samples groups is the more numerous.
- the Vertical_Pixel_Count field specifies the number of pixels vertically across the window.
- the StencilFirst field determines how the sample stencil values are converted to the stencil value of the pixel. If StencilFirst is set, then the Pixel block assigns the stencil value of the sample numbered 0 (that is, the first sample, in a zero-indexed counting schema) as the per-pixel stencil value. Otherwise, majority rule is used is determining how the pixel stencil value gets updated and assigned.
- End_Frame and Prefetch_End_Frame indicate the end of a frame.
- the Prefetch_End_Frame packet is sent to the back-end prefetch queue and the End_Frame packet is placed in the VSP queue 240.
- Table 2 describes the format in one embodiment of the End_Frame and Prefetch_End_Frame packets.
- the packet headers values differ, of course, in order to distinguish the two types of packets.
- They contain a packet header, Interrupt_Number, Soft_End_Frame, Buffer Over Occurred fields.
- the Interrupt_Number is used by the back end 84C.
- the SoftEndFrame and Buffer Over Occurred fields each independently indicates the splitting of a user frame into multiple frames. Software can cause an end of frame without starting a new user frame by asserting Soft_End_Frame. The effect is exactly the same as with the Buffer_Over_Occurred field, which is set when the mode- extraction unit 843 overflows a memory 84D, 84E.
- Begin_Tile and Prefetch_Begin_Tile packets indicate the end of the previous tile, if any, and the beginning of a new tile. Each pass through a tile begins with a Begin_Tile packet.
- the sort block 844 outputs this packet type for every tile in a window that has some activity.
- Table 5 describes the format, in one embodiment, of the Begin_Tile and Prefetch_Begin_Tile packets.
- the packet header values differ, of course, in order to distinguish the two types of packets.
- They contain First_Tile_In_Frame, Breakpoint_Tile, Begin_SuperTile, Tile_Right, Tile_Front, Tile_Repeat, Tile_Begin_SubFrame and Write_Tile_ZS flags, as well as Tile_X_Location and Tile_Y_Location fields.
- the Begin_Tile and Prefetch_Begin_Tile packets also contain Clear_Color_Value, Clear_Depth_Value, Clear_Stencil_Value, Backend_Clear_Color, Backend_Clear_Depth, Backend_Clear_Stencil and Overflow_Frame fields.
- the First_Tile_In_Frame flag indicates that the sort block 844 is sending the data for the first tile in the frame. (Performance counters for the frame can be initialized at this time.) If this tile has multiple passes, the First_Tile_In_Frame flag is asserted only in the first pass.
- Breakpoint_Tile indicates the breakpoint mechanism for the pipeline 840 is activated.
- Begin_SuperTile indicates that the sort block 844 is sending the data for the first tile in a super-tile quad. (Performance counters related to the super-tile can be initialized at this time.)
- Tile_X_Location and Tile_Y_Location specify the starting x and y locations, respectively, of the tile within the window. These parameters are specified as tile counts.
- Clear_Color_Value, ClearJDepth Value and Clear Stencil Value specify the values the draw, z- and stencil buffer pixel samples receive on a respective clear operation.
- the Backend_Clear_Color, Backend_Clear_Depth and Backend_Clear_Stencil flags indicate whether the back-end block 84C is to clear the respective draw, z- and/or stencil buffers. When a flag is TRUE, the back end 84C does not read the respective information from the framebuffer 84G. The pixel block 84B actually performs the clear operation.
- Backend_Clear_Color indicates whether the pixel-out unit 280 is to clear the draw buffer. If this flag is set, the back end 84C does not read in the color buffer values. Instead, the pixel-out unit 280 clears the color tile to Clear_Color_Value.
- the back-end block 84C reads in the color buffer values.
- the Backend_Clear_Depth field indicates whether the pixel-out unit 280 is to clear the z buffer.
- the pixel-out unit 280 initializes each pixel sample on the tile to the Depth_Clear_Value before the pixel block 84B processes any geometry. If this bit is not set, the back-end block 84C reads in the z values from the framebuffer memory.
- the Backend_Clear_Stencil field indicates the stencil-buffer bits that the pixel-out unit 280 is to clear.
- the back-end block 84C reads the stencil values from the framebuffer memory of this flag is not set.
- the pixel-out unit 280 clears the stencil pixel buffer to the Clear_Stencil_Value.
- the Overflow_Frame flag indicates whether this tile is a result of an overflow in the mode-extraction block 843, that is to say, whether the current frame is a continuation of the same user frame as the last frame. If this bit is set,
- Color_Output_Overflow_Selection determines how the pixel-color value is output. If the flag is not set, Color_Output_Selection determines how the pixel-color value is output.
- Tile_Begin_SubFrame is used to split the data within the tile into multiple sub-frames.
- the data within each sub-frame may be iteratively processed by the pipeline for sorted transparency, anti-aliasing, or other multi-pass rendering operations.
- the Clear packet indicates that the pixel block 84B needs to clear a tile.
- This packet goes to the VSP queue 240.
- Table 4 illustrates the format in one embodiment of a Clear packet. It contains Header, Mode_Cache_Index, Clear_Color, Clear_Depth, Clear Stencil, Clear_Color_Value, Clear_Depth_Value and Clear_Stencil_Value fields.
- Clear_Color indicates whether the pixel block 84B is to clear the color buffer, setting all values to Clear_Color_Value or Clear_Index_Value, depending on whether the window is in indexed color mode.
- Clear_Depth and Clear _Stencil indicate whether the pixel block 84B is to clear the depth and/or stencil buffer, setting values to Clear_Depth_Value and/or
- a pixel-mode Cache_Fill packet contains the state information that may change on a per-object basis. While all the fields of an object-mode Cache_Fill packet will seldom change with every object, any one of them can change depending on the object being rendered.
- Tables 6 and 7 illustrate the format and content in one embodiment of a pixel-mode Cache_Fill packet.
- the packet contains Header, Mode_Cache_Index, Scissor_Test_Enabled, x Sc , ssor _ M ,n, ⁇ sc,ssor_Ma X , ysci o ⁇ Min.
- Ysc,ssor_Max Stipple_Test_Enabled, Function ALPHA , alpha ⁇ E ⁇ c E , Alpha_Test_Enabled, Functionc OL o R , color MIN , color, ⁇ , Color_Test_Enabled, stenci -REFERENCE , Function STENCIL , Function DEPTH , mask STENCIL , Stencil_Test_Failure_, Operation, Stencil_Test_Pass_Z_Test_Failure_Operation, Stencil_and_Z_Tests_Pass_Operation, Stencil_Test_Enabled, write_mask STENCIL , Z_Test_Enabled, Z_Write_Enabled, DrawStencil, write_mask COLOR , Blending_Enabled, Constant_Color BLEND , Source_Color_F actor, Destination_Color_F actor, Source
- Mode_Cache_Index indicates the index of the entry in the mode cache 270 this packet's contents are to replace.
- Scissor_Test_Enabled, Stipple_Test_Enabled, Alpha_Test_Enabled, Color_Test_Enabled, Stencil_Test_Enable and Z_Test_Enabled are the respective enable flags for the scissor, stipple, alpha, color, stencil and depth tests.
- Dithering_Enabled enables the dithering function.
- X Sc ⁇ ssor_Mm, x Sc ⁇ ssor_Max, Ysc ⁇ ssor_Mm an d Ys C ⁇ ssor_Max Specify the left, right, top and bottom edges, respectively, of the rectangular region of the scissor test.
- Function AL p HA , Functionco OR , Function STENCIL and Function DEPTH indicate the respective functions for the alpha, color, stencil and depth tests.
- alpha REPERENCE is the reference alpha value used in alpha test.
- color MIN and are, respectively, the minimum inclusive and maximum inclusive values for the color key.
- mask STENCIL is the stencil mask to AND the reference and buffer sample stencil values prior to testing.
- Stencil_Test_Failure_Operation indicates the action to take on failure of the stencil test.
- Stencil_Test_Pass_Z_Test_Failure_Operation indicates the action to take on passage of the stencil test and failure of the depth test and Stencil_and_Z_Tests_Pass_Operation the action to take on passage of both the stencil and depth tests.
- Z_Write_Enabled is a Boolean value indicating whether writing and updating of the depth buffer is enabled.
- the DrawStencil field indicates that the pixel block 84B is to interpret the second data value from the Phong block 84A as stencil data.
- write_mask C0L0R is the mask of bitplanes in the draw buffer that are enabled.
- the low-order 8 bits are the IndexMask.
- Blending_Enabled indicates whether blending is enabled. If blending is enabled , then logical operations are disabled. Constant_Color BLEND is the constant color for blending.
- Source_Color_Factor and Destination_Color_Factor fields are, respectively, the multipliers for source-derived and destination-derived sample colors.
- Source_Alpha_F actor is the multiplier for sample alpha values
- Destination_Alpha_Factor is a multiplier for sample alpha values already in the tile buffer.
- the Color_LogicBlend_Operation indicates the logic or blend operation for color values
- Alpha_LogicBlend_Operation indicates the logic or blend operation for alpha values.
- An next data structure is the stipple Cache Fill packet.
- Table 10 illustrates the structure and content of a stipple Cache_Fill packet according to one embodiment.
- the packet contains Stipple_Cache_Index and
- the Stipple_Cache_Index field indicates which of the stipple cache's entries to replace.
- the Stipple_Pattern field holds the stipple pattern.
- the stipple cache 260 has four entries, and thus the bit- size of the Stipple_Cache_Index is 2. (OpenGL sets the size of a stipple pattern to 1024 bits.)
- VSP Packet Each visible stamp in a primitive has a corresponding VSP packet.
- Table 3 describes the format of a VSP packet according to one embodiment. It contains Mode Cache lndex, Stipple_Cache_Index, Stamp_X_Index, Stamp_Y_Index, Sample_Coverage_Mask, Z REFERENCE ) DzDx, DzDy and Is MultiSample fields, a reference z value, Z REPERENCE* a d two depth slopes, dz/dx and ⁇ z/ ⁇ y.
- a VSP also contains an Is_MultiSample flag. A description of the fields follows.
- a VSP packet contains indices for the mode and stipple cache entries in the mode and stipple caches 270, 260 that are currently active: Mode_Cache_Index and Stipple_Cache_Index. (The Phong block 84A separately supplies the color data for the VSP.)
- the stipple cache 270 has four entries, and thus the bit- size of the Stipple_Cache_Index field is two.
- the mode cache 260 has sixteen entries, and the bit-size of the Mode_Cache_Index field is four.
- a VSP packet also contains Stamp_X_Index, Stamp_Y_Index and Is_MultiSample values.
- the Stamp_X_Index indicates the x index within a tile, while the Stamp_Y_Index indicates the y index within the tile.
- the Is_Multi Sample flag indicates whether the rendering is anti-aliased or non anti-aliased. This allows programmatic control for primitive based anti-aliasing.
- sixty-four stamps compose a(n 8x8-stamp) tile.
- the bit sizes of the Stamp X Index and Stamp_Y_Index are thus three.
- the stamp indices range from 0 to 7.
- a VSP packet also contains the sample coverage mask for a VSP, Sample_Coverage_Mask.
- Each sample in a stamp has a corresponding bit in a coverage mask. All visible samples have their bits set in the Sample_Coverage_Mask.
- sixteen samples compose a stamp, and thus the bit size of the Sample_Coverage_Mask is sixteen.
- the z value of all samples in a stamp are computed with respect to the Z REFERENCE value, DzDx and DzDy.
- the Z mFI : mmE value is a signed fixed point value with
- the Is_MultiSample flag indicates if the rendering is antialiased or non- antialiased. This field allows primitive-based anti-aliasing.
- P REFERENCE* DZDX and DzDy values are passed on to the mode-injection block 847 from the cull block 846.
- the mode-injection block 847 sends these down to the pixel block 84B.
- the Pixel Depth packets arriving from the Phong block 84A are written into the color queue 230.
- a Color packet gives the color values (that is to say, RGBA values) for a visible pixel in a stamp.
- Table 8 illustrates the form and content of a Color packet according to one embodiment.
- a Color packet includes a Header and a Color field.
- a color value has 32 bits distributed evenly over the red, green, blue and alpha values.
- a Depth packet conveys per-pixel depth or stencil information.
- Table 9 illustrates the form and content of a Depth packet according to one embodiment.
- Such a packet contains Header and Z fields.
- the Z field is a 24-bit value interpreted as fragment stencil or fragment depth, depending on the setting of the DrawStencil flag in the applicable pixel mode.
- the pixel block 84B maintains a number of state parameters that affect its operation.
- Tables 22 and 23 list the state parameters according to one embodiment. These state parameters correspond to their like-named packet fields. As such, the packet-field descriptions apply to the state parameters, and a repetition of the descriptions is omitted.
- the exceptions are SampleLocations, SampleWeights, and EnableFlags. SampleLocations are the locations of the samples in the pixel specified on the 16x16 sub- pixel grid. Sample Weights are the fractional weights assigned to the samples. These weights are used in resolving the sample colors into pixel colors. An alternate embodiment could include these fields in some of the state packets (such as BeginFrame or BeginTile packet) to allow dynamic update of these parameters under software control for synchronous update with other processing.
- the Enable_Flags include the Alpha_Test_Enabled, Color_Test_Enabled, Stencil_Test_Enabled, Z_Test_Enabled, Scissor_Test_Enabled, Stipple_Test_Enabled, Blending_Enabled and Dithering_Enabled Boolean values.
- the mode-injection and Phong blocks 847, 84A send input to the pixel block 84B by writing packets into its input queues 210.
- the pixel block 84B also communicates with the back-end block 84C, sending completed pixels to the framebuffer 84G and reading pixels back from the framebuffer 84G to blend with incoming fragments. (The pixel block 84B sends and receives a tile's worth of pixels at a time.)
- the pseudo-code for the data flow for one embodiment based on the per- fragment and per-sample computations is outlined below. This pseudo-code provides an overview of the operations of the pixel block 84B. The pseudo-code includes specific assumptions such as the size of the sub-pixel grid, number of samples etc.. These and other fixed parameters are implementation dependent. DoPixel ( ) ⁇ for each stamp ⁇ for each pixel in the stamp ⁇
- Is_Valid_Sample mask PIXEL & 0x1 ; mask PIXEL >> 1 ; sample_number++ ; if ( Is_Valid_Sample) ⁇ if (Z_Test_Enabled && !No_Z_Buffer) ⁇ if (doSampleDepthTest () ) ⁇ doBlendEtcO ;
- Is_First_Pass TRUE; ⁇ else ⁇
- doComputeDepth (index PIXEL , index SAMPLE ) ⁇ //pixel and sample number are known /* sub-pixel units per pixel in the X axis in one embodiment */ #define SUBPIXELS_PER_PIXEL_IN_X 16
- Z SAMPLE Z REFERENCE + dZdX * dx + dZdY * dy ; ⁇
- the mode-injection and Phong blocks 847 and 84 A place the data packets in the input FIFOs 210.
- the data from the Phong block 84A is placed in the fragment color queue 230.
- the input filter 220 looks at the packet header and determines whether the packet is to be passed through to the back-end block 84C, placed in the VSP queue 240, sent to the pixel-out unit 280 or some combination of the three.
- the pipeline may stall if a packet (bound for the back-end block 84C, VSP queue 240, color queue 230 or the pixel-out input queue) can not be delivered due to insufficient room in the destination queue.
- the VSP queue 240 and the color queue 230 are a series of fixed size records (150 records of 128 bits each for the VSP queue 240 and 128 records of 34 bits each for the color queue 230).
- the packets received occupy integer number of records. The number of records a packet occupies in a queue depends on its type and, thus, its size.
- the pixel block 84B maintains a write pointer and a read pointer for each queue 230, 240 and writes packets bound for a queue into the queue, starting at the record indexed by the write pointer.
- the pixel block 84B appropriately increments the write pointer, depending on the number of records the packet occupies and accounting for circular queues. If after incrementing a queue write pointer, the pixel block 84B determines that the value held by the write pointer equals that held by the read pointer, it sets the queue's status to "full.”
- the block 84B retrieves packets from the record indexed by the read pointer and appropriately increments the read pointer, based on the packet type and accounting for circular queues. If after incrementing a queue's read pointer, the pixel block 84B determines the value held by the read pointer equals that held by the write pointer, it sets the input queue's status to "empty.”
- the pixel block input processor 290 retrieves packets from the VSP and color queues 240 and 230. The input processor 290 stalls if a queue is empty. All packets are processed in the order received. (The VSP queue 240 does not hold only VSP packets but other input packets from the mode-injection block 847 as well — Begin_Tile, Begin_Frame and pixel-mode Stipple packets, for example.)
- the input processor 290 Before processing a VSP record from the queue 240, the input processor 290 checks to see if it can read the fragment colors (and/or depth/stencil data) corresponding to the VSP record from the color queue 230. If the queue 230 has not yet received the data from the Phong block 847, the input processor 290 stalls until it can read all the color fragments for the VSP record. Once the required data from the Phong block 84A is received, the input processor 290 starts processing the records in the input queue 240 in order. For each VSP record, it retrieves the color and mode information as needed and passes it on to the pixel pipeline 2M0. If the input processor 290 encounters a pixel-mode or stipple Cache_Fill packet, it uses the cache index supplied with the packet to copy it into the appropriate cache entry.
- the scissor-test unit 2A0 performs the scissor test, the elimination of pixel fragments that fall outside a specified rectangular area.
- the scissor rectangle is specified in window coordinates with pixel (rather than sub-pixel) resolution.
- the scissor-test unit 2A0 uses the tile and stamp locations forwarded by the input processor 290 to determine if a fragment is outside the scissor window.
- the pseudo-code of the logic is given below:
- Y WINDOW Tile_Y_Location + 2 * Stamp_Y_Index + ( index PIXEL >> 1 ) & 0x1 ;
- X SCISSOR_MAX X SCISSOR_MIN>
- YSCISSOR_MAX YSCISSOR_MAX an YSCISSOR_MIN are the maximum and minimum x values and the maximum and minimum y values for valid pixels.
- the pixel block 84B discards the fragment if Is_Valid_Fragment is false. Otherwise it passes the fragment on to the next stage of the pipeline.
- the scissor-test unit 2A0 also sends the (X WINDOW> Y WINDOW ) window coordinates to the stipple-test unit 2B0. This test is done on a per-pixel basis.
- the stipple-test unit 2B0 performs the stipple test if the
- Stipple_Test_Enabled flag is set (that is to say, is TRUE). Otherwise, the unit 2B0 passes the fragment on to the next stage of the pipeline.
- the stipple-test unit 2B0 uses the following logic:
- the stipple-test unit uses the coordinates (stipple_X_index, stipple_Y_index) to retrieve the stipple bit for the given pixel. If the stipple bit at (stipple_X_index, stipple_Y_index) is not set (that is to say, is FALSE), the stipple test fails, and the pixel block 84B discards the fragment.
- the stipple test is a per-fragment operation.
- the alpha-test unit 2C0 keeps or discards an incoming fragment based on its alpha values.
- the unit 2C0 tests the opacity of the fragment with respect to a reference value, alpha Reference , according to a specified alpha test function, Function AEPHA . (Table 11 shows the values for Function j HA and the associated comparisons according to one embodiment.) If the fragment fails, the alpha-test unit 2C0 discards it. If it passes, the unit 2C0 sends it on to the next stage in the pipeline.
- the alpha-test unit 2B0 uses the following logic:
- the alpha test is enabled if the Alpha_Test_Enabled flag is set. If the alpha test is disabled, all fragments are passed through. This test applies in RGBA-color mode only. It is bypassed in color-index mode.
- Alpha test is a per-fragment operation.
- the color-test unit 2D0 compares a fragment's RGB value with a range of color values via the keys color M[N and color MAX . (The color keys are inclusive of the minimum and maximum values.) If the fragment fails the color test, the unit 2D0 discards it. Otherwise, the unit 2D0 passes it down to the next stage in the pipeline.
- the color-test unit 2B0 uses the following logic:
- Table 12 shows the values for Functionco LOR and the associated comparisons according to one embodiment.
- Functionco OR i implemented such that the minimum and maximum inclusiveness in the color keys is accounted for appropriately.
- the color test is bypassed if the Color_Test_Enabled flag is not set.
- the color test is applied in RGBA mode only. In the color-index mode, it is bypassed.
- the color-test unit 2D0 applies the color test to each of the R, G and B channels separately. The test results for all the channels are logically ANDed. That is to say, the fragment passes the color test passes only if it passes for every one of the channels.
- the color test is a per-fragment operation.
- the stencil test uses the stencil buffer 210 to operate on a sample or a fragment.
- the stencil-test unit 2E0 compares the reference stencil value, stencil Reference , with what is already in the stencil buffer 210 at that location.
- the unit 2E0 bitwise ANDs both the stencil Reference and the stencil buffer values with the stencil mask, mask STENCIL , before invoking the comparison specified by Function STENCIL .
- the Function STENC i L sta e parameter specifies comparisons parallel to those of Function AL pp jA and Functionc OLOR .
- the stencil test fails, the sample is discarded and the stored stencil value is modified according to the Stencil_Test_Failed_Operation state parameter. If the stencil test passes, the sample is subjected to a depth test. If the depth test fails, the stored stencil value is modified according to the Stencil_Test_Passed_Z_Test_Failed_Operation state parameter.
- the stored stencil value is modified according to the Stencil_and_Z_Tests_Passed_Operation state parameter.
- Table 13 shows the values for the Stencil_Test_Failed_Operation, Stencil_Test_Passed_Z_Test_Failed_Operation and
- Stencil_and_Z_Tests_Passed_Operation state parameters and their associated functions according to one embodiment.
- the unit 2E0 masks the stencil bits with the write_mask STENCIL state parameter before writing them into the sample tile buffers.
- the major difference between pixel and sample stencil operations lies in how the stencil value is retrieved from and written into the tile buffer.
- the write_mask STENCIL state parameter differs from mask STENC i L in that mask STENC i L affects the stencil values used in the stencil test, whereas write_mask STENCIL affects the bitplanes to be updated.
- the state parameter Stencil_Mode from a Begin_Frame packet specifies whether the stencil test and save are per-pixel or per-sample operations and, thus, specifies the number of bits involved in the operations (in one embodiment, 2 or 8 bits).
- Stencil_Mode When Stencil_Mode is TRUE, the stencil operations are per pixel, but the depth testing is per sample. For a given pixel, some of the samples may pass the depth test and some may fail the depth test. In such cases, the state parameter StencilFirst from BeginFrame packet determines which of the stencil update operations is carried out. If StencilFirst is TRUE, then depth-test result for the first sample in the pixel determines which of the Stencil_and_Z_Tests_Passed_Operation and
- Stencil_Test_Passed_Z_Test_Failed_Operation is invoked. Otherwise majority rule is used to decide the update operation.
- the overview pseudo-code for pixel-block data flow outlines the interaction between the stencil- and the depth-testing operations. The stencil test is enabled with the Stencil_Test_Enabled flag.
- No_Stencil_Buffer flag passed down with the Begin_Frame packet also affects the behavior of the test.
- Table 16 shows the actions of the stencil-test unit 2E0 based on the settings of Stencil_Test_Enabled, No_Stencil_Buffer and No_Saved_Stencil_Buffer flags. As Table 16 shows, the No_Stencil_Buffer flag overrides other stencil-related rendering state parameters.
- the stencil test can be performed on a per-fragment or per-pixel basis.
- the pixel block 84B may receive a per-pixel stencil value from the Phong block 84A.
- the pixel block 84B treats this per-pixel stencil value in a manner similar to the stencil reference value, stencil Reference . If the Stencil_Mode state parameter specifies per-sample operations, the pixel block unit 84B uses the stencil value from the Phong block 84A for all samples of the fragment.
- the stencil state parameters are set as follows:
- Stencil_Test_Enabled TRUE Function STENCIL ALWAYS mask STEN ciL Oxff write_mask STE NciL 0 ⁇ ff
- the depth buffer-test unit 2E0 compares a sample's z value with that stored in the z-buffer 210 and discards the sample if the depth comparison fails.
- the depth-test unit 2E0 assigns the buffer at the sample's location the sample Z value clamped to the range [0, 2 Z _ VALUE _ BIT _ COUNT _ 1 " j (In one embodiment, Z values are 24-bit values, and thus Z_VALUE_BIT_COUNT is set to 24.)
- the unit 2E0 updates the stencil buffer value according to the Stencil_and_Z_Tests_Passed_Operation state parameter. The unit 2E0 passes the sample on to the blend unit.
- the unit 2E0 discards the fragment and updates the stencil value at the sample's location according to the
- the following pseudocode further describes the logic of the depth-test unit 2E0 and the interaction between depth-testing and stencil operations.
- No_Saved_Z_Buffer An pixel-mode Cache_Fill packet supplies the current values of the Function DEPTH , Z_Test_Enabled and Z_Write_Enabled state parameters, while the Begin_Frame packet supplies the current values of the No_Z_Buffer and No_Saved_Z_Buffer state parameters.
- the Z_Test_Enabled flag disables the comparison. With depth testing disabled, the unit 2E0 bypasses the depth comparison and any subsequent updates to the depth-buffer value and passes the fragment on to the next operation. The stencil value, however, is modified as if the depth test passed.
- Table 14 further describes the interaction of the four parameters, Z_Test_Enabled, Z_ rite_Enabled, No_Z_Buffer and No_Saved_Z_Buffer. As mentioned elsewhere herein, the depth-buffer operations happen only if No_Z_Buffer is FALSE.
- the depth test is a per-sample operation.
- Is_MultiSample is FALSE
- the depth values are computed at the center of the fragment and assigned to each sample in the fragment.
- the cull block 846 appropriately generates the sample coverage mask so that, in the aliased mode, all samples are either on or off depending on whether the pixel center is included in the primitive or not.
- the pixel block 84B internally maintains a software-accessible register 2N0, the Z Visible register 2N0.
- the block 84B clears this register 2N0 on encountering a Begin_Frame packet.
- the block 84B sets its value when it encounters the first visible sample of an object and clears it on read.
- Blending Blending combines a sample's R, G, B and A values with the R, G, B and A values stored at the sample's location in the framebuffer 84G.
- the blended color is computed as:
- Function BLEND is a state parameter specifying what operation to apply to the two products
- Source_Color_Factor and Destination_Color_Factor are state parameters affecting the color-blending operation. (The sample is the "source” and the framebuffer the "destination.)
- Table 18 gives values in one embodiment for Function BLEND (x, y).
- the function options include addition, subtraction, reverse subtraction, minimum and maximum.
- Source_Color_Factor specifies the multiplicand for the sample color-value multiplication
- Destination_Color_Factor specifies the multiplicand for the framebuffer color- value multiplication.
- Table 17 gives values in one embodiment for the Source_Color_Factor and Destination_Color_Factor state parameters. (The subscript “S” and “D” terms in Table 17 are abbreviations for “SOURCE” and “DESTINATION.” The “f ' term in Table 17 is an abbreviation for "MINIMUM (A S0URCE » - A DESTINATION )-”) The color and alpha results are clamped in the range [0, 2 COLOR - VALUE - BIT - COUNT -1]. In one embodiment, color and alpha values are 8-bit values, and thus COLOR_VALUE_BIT_COUNT is 8.
- the Blending_Enabled state parameter enables blending, and blending is enabled only in RGBA-color mode.
- the Blending_Enabled value crimes from a nixel- mode packet.
- the write_mask RGBA state parameter determines which bitplanes of the red, green, blue and alpha channels are updated.
- the No_Color_Buffer and No_Saved_Color_Buffer state parameters also affect the blending operation. Their current values are from a Begin_Frame packet.
- Table 15 illustrates the effect of these state parameters on blending in the pipeline.
- Source_Alpha_Factor specifies the multiplicand for the sample alpha-value multiplication
- Destination_Alpha_Factor specifies the multiplicand for the framebuffer alpha- value multiplication. Table 19 lists the possible values in one embodiment for
- Source_Alpha_Factor and Destination_Alpha_Factor are abbreviations for “SOURCE” and “DESTINATION.
- the sample buffer color and alpha are updated with the new values.
- the dirty bit for this sample is also set.
- the pipeline 840 generates colors and alphas on a per-fragment basis. For blending, the same source color and alpha apply to all covered samples within the fragment. Either the blend operation or the logical operations can be active at any given time but not both. Also, although OpenGL allows both logical operations and blending to be disabled, the practical effect is the same as if the source values are written into the destination.
- the pipeline 840 incorporates dithering via three M x M dither matrices, Red_Dither, Green_Dither and Blue_Dither, corresponding to the dithering of each of the red, green and blue components, respectively.
- the indexed matrix element is added to the blended color value.
- the computed red, green and blue values are truncated to the desired number of bits on output.
- the Dithering_Enabled state parameter enables the dithering of blended colors. Therefore, if blending is disabled, dithering is disabled as well. Since blending is disabled in color-index mode, dithering is also disabled in color-index mode. Table 20 illustrates the effects of the Dithering_Enabled and Blending_Enabled flags.
- the rendering pipeline 840 has 8 bits for each color component.
- the output pixel formats may need to be dithered down to as little as 4 bits per color component.
- the matrices size M is then 4, and each matrix element is an unsigned 4-bit integer.
- dither elements suffice to dither the 8-bit color component values down to 4 bits per color component. If the target pixel format has fewer bits per color channel, dither elements may need more bits.
- the dither matrices are programmable with zero as the default value for all elements. (This disables dithering.) The responsibility then falls on the using software 8211 to appropriately load these matrices.
- the described framework will suffice for most applications. Dithering is a per-fragment operation.
- the logical-operations unit 2H0 computes a new color value based on the incoming value and the value stored in the framebuffer 84G.
- Logical operations for each color component value (red, green, blue and alpha) are independent of each other.
- Table 21 shows the available logical operations in one embodiment. (The “s” and “d” terms in Table 21 are abbreviations for "SOURCE” and "DESTINATION.")
- Logical operations are enabled if blending is disabled, that is to say, if Blending_Enabled is FALSE. Unlike blending, the logical operations may be invoked in color-index as well as RGB A mode, and the dithering does not apply if logical operations are enabled.
- the pixel-out unit 280 prepares tiles for output by the back end 84C and for rendering by the pixel block 84B. In preparing tiles for output, the pixel-out unit 280 performs sample-to-pixel resolution on the color, depth and stencil values, as well as pixel- format conversion as needed. In preparing tiles for rendering, the pixel-out unit 280 gets the pixel color, depth and stencil values from the back-end block 84C and does format conversion from the input pixel format (specified by the Pixel_Format state parameter) to the output pixel format (in one embodiment, RGBA8888) before the start of geometry rendering on the tiles. The pixel-out unit 280 also performs clears.
- FIG. 5 is a block diagram of the pixel-out unit 280.
- the pixel-out unit 280 includes stencil-out, depth-out and color-out units 282, 284 and 286 receiving input from the sample stencil, depth and color buffers 211,212 and 2 JO, respectively.
- the stencil-out and depth-out units 282 and 284 both output to the per-pixel tile buffers 2K0.
- the color- out unit 286 outputs to a format converter 287 that itself outputs to the buffers 2K0.
- the pixel-out unit 280 also includes clear-stencil, clear-depth and clear-color units 281, 283 and 285, all receiving input from the tile buffers 2K0.
- the clear units implement single-clock flash clear.
- the communication between clear units and the input units happens via a handshake.
- the clear-color unit 285 signals the format converter unit 28A that itself outputs to a color- in unit 28B.
- the stencil-in, depth-in and color-in units 288, 289 and 28B output to the sample stencil, depth and color buffers 211, 212 and 2 JO, respectively.
- the stencil-out, depth-out and color-out blocks 282, 284 and 286 convert from sample values to, respectively, pixel stencil, depth and color values as described herein.
- the stencil-in, depth-in and color-in blocks 288, 289 and 28B convert from pixel to sample values.
- the format converters 287 and 28A convert between the output pixel format (RGBA8888, in one embodiment) and the input pixel format (specified by the Pixel_Format state parameter, in one embodiment.)
- Each of these buffers 2K0 has three associated state bits (Empty, BackEnd_Done and Pixel_Done) that regulate (or simulate) the handshake between the pixel-out and back-end blocks 280, 84C for the use of these buffers 2K0.
- Both the back- end and the pixel-out units 84C, 280 maintain respective current input and output buffer pointers indicating the staging buffer 2K0 ⁇ from which the respective unit is reading or to which the respective unit is writing.
- the pixel block 84B and the pixel-out unit 280 initiate and complete tile output using a handshake protocol.
- the pixel block 84B signals the pixel-out unit 280 to output the tile.
- the pixel-out unit 280 sends color, z and stencil values to the pixel buffers 2K0 for transfer by the back end 84C to the framebuffer 84G.
- the framebuffer 84G stores the color and z values for each pixel, while the pixel block 84B maintains values for each sample. (Stencil values for both framebuffer 84G and the pixel block 84B are stored identically.)
- the pixel-out unit 280 chooses which values to store in the framebuffer 84G.
- the back-end block 84C takes the next Empty buffer 2K0 ⁇ (clearing its Empty bit), step 1105, and reads in the data from the framebuffer memory 84G as needed, as determined by its Backend_Clear_Color, Backend_Clear_Depth and Backend_Clear_Stencil state parameters set by a Begin_Tile packet, step 1110. (The back-end block 84C either reads into or clears a set of bitplanes.) After the back-end block 84C finishes reading in the tile, it sets the BackEnd_Done bit, step 1115.
- the input filter 220 initiates tile preparation using a sequence of commands to the pixel-out unit 280.
- This command sequences is typically: Begin_Tile, Begin_Tile, Begin Tile . . . .
- Each Begin_Tile signals the pixel-out unit 280 to find the next BackEnd_Done pixel buffer.
- the pixel-out unit 280 looks at the BackEnd_Done bit of the input tile buffer 2K0 , step 1205. If the BackEnd_Done bit is not set, step 1210, the pixel- out unit 280 stalls, step 1220.
- the pixel block 240 marks the sample tile buffer as ready for rendering (sets the Pixel_Done bit).
- the pixel-out unit 280 resolves the samples in the rendered tile into pixels in the pixel tile buffers 2K0.
- the pixel-out unit 280 traverses the pixel buffers 2K0 in order and emits a rendered sample tile to the same pixel buffer 2K0 whence it came.
- the pixel-out unit 280 sets the Pixel_Done bit.
- the back-end block 84C sets its current input pointer to the associated pixel tile buffer 2K0 , clears the Pixel_Done bit (step 1130) and transfers the tile buffer 2K0 ⁇ to the framebuffer memory 84G. After completing the transfer, the back-end block 84C sets the Empty bit on the buffer 2K0 ⁇ , step 1135.
- the pixel-out unit 280 sends depth values to the pixel buffer 2K0 ⁇ if the corresponding Begin_Frame packet has cleared the No_Saved_Depth_Buffer state parameter.
- the Depth_Output_Selection state parameter determines the selection of the sample's z value. The following pseudo-code illustrates the effect of the Depth_Output_Selection state parameter:
- the pixel block 84B sends color values to the pixel buffers 2K0 if the corresponding Begin_Frame packet has cleared the No_Saved_Color_Buffer state parameter.
- the color value output depends on the setting of the Overflow_Frame, Color_Output_Selection and Color_Output_Overflow_Selected state parameters. The following pseudo-code outlines the logic for processing colors on output:
- This computed color is assigned to the pixel.
- the color may not be blended between passes. This may cause some aliasing artifacts but prevents the worse artifacts of background colors bleeding through at abutting polygon edges in the case of an overflow of the polygon or sort memory.
- the application 8211 has substantial control over combining the color samples prior to output.
- the sample weights used in computation of the weighted average are programmable. They are 8-bit quantities in one embodiment. These eight bit quantities are represented as 1.7 numbers (i.e. 1 integer bit followed by 7 fraction bits in fixed point format). This allows specification of each of the weights to be in the range 0.0 to a little less than 2.0. For uniform weighting of 4 samples in the pixel, the specified weight for each sample should be 32. The weight of the samples will thus add up to 128, which is equal to
- the pixel-out unit 280 sends stencil values to the pixel buffer 2K0 if the
- No_Saved_Stencil_Buffer flag is not set in the corresponding Begin_Frame packet.
- the stencil values may need to be passed from one frame to the next and used in frame clearing operations. Because of this, keeping sample-level precision for stencils may be necessary. (The application 8211 may choose to use either 8 bits per-pixel or 2 bits per-sample for each stencil value).
- the Stencil_Mode bit in a Begin_Frame determines if the stencil is per-pixel or per-sample. In either case, the sample-level-precision bits (8, in one embodiment) of stencil information per pixel are sent out.
- Pixel format conversion happens both at tile output and at tile preparation for rendering. Left or right shifting the pixel color and alpha components by the appropriate amount converts the pipeline format RGBA8888 to the target format (herein, one of ARGB8888, RGB565 and INDEX8).
- Color Test Enabled Color test enable flag stencil REFERENCE Reference value used in The stencil test.
- Stencil_Test_Failure_ Action to take on failure of the stencil test.
- Stencil_Test_Pass_Z_Test Action to take on passage of the stencil test and _Failure_Operation failure of the depth test.
- Stencil_and_Z_Tests_Pass 4 Action to take on passage of both the stencil and Operation depth tests.
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU56904/99A AU5690499A (en) | 1998-08-20 | 1999-08-20 | Apparatus and method for fragment operations in a 3d-graphics pipeline |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US9733698P | 1998-08-20 | 1998-08-20 | |
US60/097,336 | 1998-08-20 | ||
US09/213,990 US6771264B1 (en) | 1998-08-20 | 1998-12-17 | Method and apparatus for performing tangent space lighting and bump mapping in a deferred shading graphics processor |
US09/213,990 | 1998-12-17 |
Publications (4)
Publication Number | Publication Date |
---|---|
WO2000011605A2 true WO2000011605A2 (en) | 2000-03-02 |
WO2000011605A3 WO2000011605A3 (en) | 2000-06-22 |
WO2000011605B1 WO2000011605B1 (en) | 2001-04-12 |
WO2000011605A9 WO2000011605A9 (en) | 2001-06-21 |
Family
ID=26793137
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/019241 WO2000011604A2 (en) | 1998-08-20 | 1999-08-20 | Apparatus and method for geometry operations in a 3d-graphics pipeline |
PCT/US1999/019190 WO2000011613A2 (en) | 1998-08-20 | 1999-08-20 | Performing hidden surface removal in a graphics processor with deferred shading |
PCT/US1999/019363 WO2000011605A2 (en) | 1998-08-20 | 1999-08-20 | Fragment operations in a 3d-graphics pipeline |
PCT/US1999/019036 WO2000011614A2 (en) | 1998-08-20 | 1999-08-20 | Tangent space lighting in a deferred shading architecture |
PCT/US1999/018971 WO2000030040A1 (en) | 1998-08-20 | 1999-08-20 | Advanced deferred shading graphics pipeline processor |
PCT/US1999/019254 WO2000019377A1 (en) | 1998-08-20 | 1999-08-20 | Graphics processor with deferred shading |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/019241 WO2000011604A2 (en) | 1998-08-20 | 1999-08-20 | Apparatus and method for geometry operations in a 3d-graphics pipeline |
PCT/US1999/019190 WO2000011613A2 (en) | 1998-08-20 | 1999-08-20 | Performing hidden surface removal in a graphics processor with deferred shading |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/019036 WO2000011614A2 (en) | 1998-08-20 | 1999-08-20 | Tangent space lighting in a deferred shading architecture |
PCT/US1999/018971 WO2000030040A1 (en) | 1998-08-20 | 1999-08-20 | Advanced deferred shading graphics pipeline processor |
PCT/US1999/019254 WO2000019377A1 (en) | 1998-08-20 | 1999-08-20 | Graphics processor with deferred shading |
Country Status (6)
Country | Link |
---|---|
US (5) | US6771264B1 (en) |
EP (2) | EP1105844A1 (en) |
JP (3) | JP3657519B2 (en) |
KR (2) | KR100485241B1 (en) |
AU (6) | AU5687599A (en) |
WO (6) | WO2000011604A2 (en) |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6532013B1 (en) | 2000-05-31 | 2003-03-11 | Nvidia Corporation | System, method and article of manufacture for pixel shaders for programmable shading |
US6664963B1 (en) | 2000-05-31 | 2003-12-16 | Nvidia Corporation | System, method and computer program product for programmable shading using pixel shaders |
US6690372B2 (en) | 2000-05-31 | 2004-02-10 | Nvidia Corporation | System, method and article of manufacture for shadow mapping |
US6697064B1 (en) | 2001-06-08 | 2004-02-24 | Nvidia Corporation | System, method and computer program product for matrix tracking during vertex processing in a graphics pipeline |
US6704025B1 (en) | 2001-08-31 | 2004-03-09 | Nvidia Corporation | System and method for dual-depth shadow-mapping |
US6734861B1 (en) | 2000-05-31 | 2004-05-11 | Nvidia Corporation | System, method and article of manufacture for an interlock module in a computer graphics processing pipeline |
US6778181B1 (en) | 2000-12-07 | 2004-08-17 | Nvidia Corporation | Graphics processing system having a virtual texturing array |
US6844880B1 (en) | 1999-12-06 | 2005-01-18 | Nvidia Corporation | System, method and computer program product for an improved programmable vertex processing model with instruction set |
US6870540B1 (en) * | 1999-12-06 | 2005-03-22 | Nvidia Corporation | System, method and computer program product for a programmable pixel processing model with instruction set |
US7006101B1 (en) | 2001-06-08 | 2006-02-28 | Nvidia Corporation | Graphics API with branching capabilities |
US7009605B2 (en) | 2002-03-20 | 2006-03-07 | Nvidia Corporation | System, method and computer program product for generating a shader program |
US7009615B1 (en) | 2001-11-30 | 2006-03-07 | Nvidia Corporation | Floating point buffer system and method for use during programmable fragment processing in a graphics pipeline |
US7023437B1 (en) | 1998-07-22 | 2006-04-04 | Nvidia Corporation | System and method for accelerating graphics processing using a post-geometry data stream during multiple-pass rendering |
US7162716B2 (en) | 2001-06-08 | 2007-01-09 | Nvidia Corporation | Software emulator for optimizing application-programmable vertex processing |
US7170513B1 (en) | 1998-07-22 | 2007-01-30 | Nvidia Corporation | System and method for display list occlusion branching |
WO2007026244A1 (en) * | 2005-08-31 | 2007-03-08 | Ati Technologies, Inc. | Methods and apparatus for retrieving and combining samples of graphics information |
US7209140B1 (en) | 1999-12-06 | 2007-04-24 | Nvidia Corporation | System, method and article of manufacture for a programmable vertex processing model with instruction set |
US7286133B2 (en) | 2001-06-08 | 2007-10-23 | Nvidia Corporation | System, method and computer program product for programmable fragment processing |
WO2008086049A1 (en) * | 2007-01-05 | 2008-07-17 | Qualcomm Incorporated | Rendering 3d video images on a stereo-enabled display |
US7456838B1 (en) | 2001-06-08 | 2008-11-25 | Nvidia Corporation | System and method for converting a vertex program to a binary format capable of being executed by a hardware graphics pipeline |
FR2917211A1 (en) * | 2007-06-08 | 2008-12-12 | St Microelectronics Sa | METHOD AND DEVICE FOR GENERATING GRAPHICS |
US8681168B2 (en) | 2009-01-15 | 2014-03-25 | Arm Limited | Methods of and apparatus for processing graphics |
US9317948B2 (en) | 2012-11-16 | 2016-04-19 | Arm Limited | Method of and apparatus for processing graphics |
US9965886B2 (en) | 2006-12-04 | 2018-05-08 | Arm Norway As | Method of and apparatus for processing graphics |
US10204391B2 (en) | 2013-06-04 | 2019-02-12 | Arm Limited | Method of and apparatus for processing graphics |
WO2023201104A1 (en) * | 2022-04-15 | 2023-10-19 | Meta Platforms Technologies, Llc | Destination update for blending modes in a graphics pipeline |
US11882295B2 (en) | 2022-04-15 | 2024-01-23 | Meta Platforms Technologies, Llc | Low-power high throughput hardware decoder with random block access |
Families Citing this family (626)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8253729B1 (en) * | 1983-05-09 | 2012-08-28 | Geshwind David M | Trimming depth buffer during 2D to 3D conversion |
US6590996B1 (en) * | 2000-02-14 | 2003-07-08 | Digimarc Corporation | Color adaptive watermarking |
US7375727B1 (en) * | 1998-07-22 | 2008-05-20 | Nvidia Corporation | System, method and computer program product for geometrically transforming geometric objects |
US6480205B1 (en) | 1998-07-22 | 2002-11-12 | Nvidia Corporation | Method and apparatus for occlusion culling in graphics systems |
US6476807B1 (en) * | 1998-08-20 | 2002-11-05 | Apple Computer, Inc. | Method and apparatus for performing conservative hidden surface removal in a graphics processor with deferred shading |
US6771264B1 (en) * | 1998-08-20 | 2004-08-03 | Apple Computer, Inc. | Method and apparatus for performing tangent space lighting and bump mapping in a deferred shading graphics processor |
US6978045B1 (en) * | 1998-10-02 | 2005-12-20 | Minolta Co., Ltd. | Image-processing apparatus |
GB2343601B (en) * | 1998-11-06 | 2002-11-27 | Videologic Ltd | Shading and texturing 3-dimensional computer generated images |
US6509905B2 (en) * | 1998-11-12 | 2003-01-21 | Hewlett-Packard Company | Method and apparatus for performing a perspective projection in a graphics device of a computer graphics display system |
JP3258286B2 (en) * | 1998-12-15 | 2002-02-18 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Drawing method and drawing apparatus for displaying image data of a plurality of objects in which translucent and opaque objects are mixed on a computer display screen |
US7224364B1 (en) * | 1999-02-03 | 2007-05-29 | Ati International Srl | Optimal initial rasterization starting point |
US6466223B1 (en) * | 1999-03-24 | 2002-10-15 | Microsoft Corporation | Method and apparatus for texture memory management |
US6791569B1 (en) * | 1999-07-01 | 2004-09-14 | Microsoft Corporation | Antialiasing method using barycentric coordinates applied to lines |
US6628836B1 (en) * | 1999-10-05 | 2003-09-30 | Hewlett-Packard Development Company, L.P. | Sort middle, screen space, graphics geometry compression through redundancy elimination |
JP3950926B2 (en) * | 1999-11-30 | 2007-08-01 | エーユー オプトロニクス コーポレイション | Image display method, host device, image display device, and display interface |
US6848029B2 (en) | 2000-01-03 | 2005-01-25 | Dirk Coldewey | Method and apparatus for prefetching recursive data structures |
US7058636B2 (en) * | 2000-01-03 | 2006-06-06 | Dirk Coldewey | Method for prefetching recursive data structure traversals |
US6731297B1 (en) * | 2000-01-11 | 2004-05-04 | Intel Corporation | Multiple texture compositing |
US7483042B1 (en) * | 2000-01-13 | 2009-01-27 | Ati International, Srl | Video graphics module capable of blending multiple image layers |
US6995761B1 (en) * | 2000-01-14 | 2006-02-07 | California Institute Of Technology | Compression of 3D surfaces using progressive geometry |
GB2363045B (en) * | 2000-01-28 | 2004-06-02 | Namco Ltd | Game system and image creating method |
US20020009293A1 (en) * | 2000-02-03 | 2002-01-24 | Aldrich Kipp A. | HDTV video server |
JP3349490B2 (en) * | 2000-02-14 | 2002-11-25 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Image display method, image display system, host device, image display device, and display interface |
US7159041B2 (en) * | 2000-03-07 | 2007-01-02 | Microsoft Corporation | Method and system for defining and controlling algorithmic elements in a graphics display system |
US7098925B1 (en) * | 2000-03-10 | 2006-08-29 | Intel Corporation | Shading of images using texture |
US6819321B1 (en) * | 2000-03-31 | 2004-11-16 | Intel Corporation | Method and apparatus for processing 2D operations in a tiled graphics architecture |
US7038811B1 (en) * | 2000-03-31 | 2006-05-02 | Canon Kabushiki Kaisha | Standardized device characterization |
JP2003529860A (en) * | 2000-03-31 | 2003-10-07 | インテル・コーポレーション | Tile graphics architecture |
US7119813B1 (en) * | 2000-06-02 | 2006-10-10 | Nintendo Co., Ltd. | Variable bit field encoding |
US7032031B2 (en) * | 2000-06-23 | 2006-04-18 | Cloudshield Technologies, Inc. | Edge adapter apparatus and method |
US7405734B2 (en) * | 2000-07-18 | 2008-07-29 | Silicon Graphics, Inc. | Method and system for presenting three-dimensional computer graphics images using multiple graphics processing units |
US6963347B1 (en) * | 2000-08-04 | 2005-11-08 | Ati International, Srl | Vertex data processing with multiple threads of execution |
US6999100B1 (en) | 2000-08-23 | 2006-02-14 | Nintendo Co., Ltd. | Method and apparatus for anti-aliasing in a graphics system |
US6980218B1 (en) * | 2000-08-23 | 2005-12-27 | Nintendo Co., Ltd. | Method and apparatus for efficient generation of texture coordinate displacements for implementing emboss-style bump mapping in a graphics rendering system |
US6825851B1 (en) | 2000-08-23 | 2004-11-30 | Nintendo Co., Ltd. | Method and apparatus for environment-mapped bump-mapping in a graphics system |
US7061502B1 (en) * | 2000-08-23 | 2006-06-13 | Nintendo Co., Ltd. | Method and apparatus for providing logical combination of N alpha operations within a graphics system |
US7002591B1 (en) * | 2000-08-23 | 2006-02-21 | Nintendo Co., Ltd. | Method and apparatus for interleaved processing of direct and indirect texture coordinates in a graphics system |
US8692844B1 (en) * | 2000-09-28 | 2014-04-08 | Nvidia Corporation | Method and system for efficient antialiased rendering |
US6828980B1 (en) * | 2000-10-02 | 2004-12-07 | Nvidia Corporation | System, method and computer program product for z-texture mapping |
US6914618B2 (en) * | 2000-11-02 | 2005-07-05 | Sun Microsystems, Inc. | Methods and systems for producing A 3-D rotational image from A 2-D image |
US7079133B2 (en) * | 2000-11-16 | 2006-07-18 | S3 Graphics Co., Ltd. | Superscalar 3D graphics engine |
JP3705739B2 (en) * | 2000-12-11 | 2005-10-12 | 株式会社ナムコ | Information storage medium and game device |
US6975320B1 (en) | 2000-12-12 | 2005-12-13 | Micron Technology, Inc. | Method and apparatus for level-of-detail computations |
US6664961B2 (en) * | 2000-12-20 | 2003-12-16 | Rutgers, The State University Of Nj | Resample and composite engine for real-time volume rendering |
US20030063095A1 (en) * | 2000-12-29 | 2003-04-03 | Sun Microsystems, Inc. | Statistic logic for collecting a histogram of pixel exponent values |
JP2002252770A (en) * | 2001-02-22 | 2002-09-06 | Matsushita Graphic Communication Systems Inc | Classification method for image information, image coding method, and image coder |
US6791559B2 (en) * | 2001-02-28 | 2004-09-14 | 3Dlabs Inc., Ltd | Parameter circular buffers |
US6828975B2 (en) * | 2001-03-01 | 2004-12-07 | Microsoft Corporation | Method and system for managing graphics objects in a graphics display system |
FR2822274B1 (en) * | 2001-03-13 | 2003-11-21 | Stephane Clement Francoi Rehel | METHOD FOR DISPLAYING AND HANDLING AN OBJECT IN THREE DIMENSIONS AND CORRESPONDING APPLICATIONS |
EP1258837A1 (en) * | 2001-05-14 | 2002-11-20 | Thomson Licensing S.A. | Method to generate mutual photometric effects |
US6859209B2 (en) * | 2001-05-18 | 2005-02-22 | Sun Microsystems, Inc. | Graphics data accumulation for improved multi-layer texture performance |
GB2378108B (en) | 2001-07-24 | 2005-08-17 | Imagination Tech Ltd | Three dimensional graphics system |
US6778189B1 (en) * | 2001-08-24 | 2004-08-17 | Nvidia Corporation | Two-sided stencil testing system and method |
US6734853B2 (en) * | 2001-08-28 | 2004-05-11 | Intel Corporation | Method of using view frustrum culling for scaleable collision detection |
US7145577B2 (en) * | 2001-08-31 | 2006-12-05 | Micron Technology, Inc. | System and method for multi-sampling primitives to reduce aliasing |
US6924820B2 (en) * | 2001-09-25 | 2005-08-02 | Sun Microsystems, Inc. | Over-evaluating samples during rasterization for improved datapath utilization |
WO2003032253A2 (en) * | 2001-10-10 | 2003-04-17 | Sony Computer Entertainment America Inc. | System and method for environment mapping |
US6999076B2 (en) * | 2001-10-29 | 2006-02-14 | Ati Technologies, Inc. | System, method, and apparatus for early culling |
JP3761085B2 (en) * | 2001-11-27 | 2006-03-29 | 株式会社ソニー・コンピュータエンタテインメント | Image processing apparatus, components thereof, and rendering processing method |
KR100450836B1 (en) * | 2001-12-11 | 2004-10-01 | 삼성전자주식회사 | Apparatus for generating 3-dimensional image from 2-dimensional image |
US7426534B2 (en) * | 2001-12-19 | 2008-09-16 | International Business Machines Corporation | Method and system for caching message fragments using an expansion attribute in a fragment link tag |
US6816161B2 (en) * | 2002-01-30 | 2004-11-09 | Sun Microsystems, Inc. | Vertex assembly buffer and primitive launch buffer |
CN1625757A (en) * | 2002-02-01 | 2005-06-08 | 皇家飞利浦电子股份有限公司 | Stepless 3d texture mapping in computer graphics |
US6774895B1 (en) | 2002-02-01 | 2004-08-10 | Nvidia Corporation | System and method for depth clamping in a hardware graphics pipeline |
US7310103B2 (en) * | 2002-03-05 | 2007-12-18 | Sun Microsystems, Inc. | Pipelined 2D viewport clip circuit |
US7535913B2 (en) * | 2002-03-06 | 2009-05-19 | Nvidia Corporation | Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols |
US7159212B2 (en) * | 2002-03-08 | 2007-01-02 | Electronic Arts Inc. | Systems and methods for implementing shader-driven compilation of rendering assets |
US6975322B2 (en) * | 2002-03-12 | 2005-12-13 | Sun Microsystems, Inc. | Dynamically adjusting a number of rendering passes in a graphics system |
US7015909B1 (en) * | 2002-03-19 | 2006-03-21 | Aechelon Technology, Inc. | Efficient use of user-defined shaders to implement graphics operations |
US8284844B2 (en) | 2002-04-01 | 2012-10-09 | Broadcom Corporation | Video decoding system supporting multiple standards |
US7376743B1 (en) * | 2002-04-02 | 2008-05-20 | Cisco Technology, Inc. | Method and apparatus for load balancing in a virtual private network |
US7009608B2 (en) * | 2002-06-06 | 2006-03-07 | Nvidia Corporation | System and method of using multiple representations per object in computer graphics |
US6771271B2 (en) * | 2002-06-13 | 2004-08-03 | Analog Devices, Inc. | Apparatus and method of processing image data |
AUPS300502A0 (en) * | 2002-06-17 | 2002-07-11 | Canon Kabushiki Kaisha | Generating one or more linear blends |
US6812927B1 (en) * | 2002-06-18 | 2004-11-02 | Nvidia Corporation | System and method for avoiding depth clears using a stencil buffer |
KR20030097507A (en) * | 2002-06-21 | 2003-12-31 | 삼성전자주식회사 | Color calibrator for flat panel display and method thereof |
US6977658B2 (en) * | 2002-06-27 | 2005-12-20 | Broadcom Corporation | System for and method of performing an opacity calculation in a 3D graphics system |
US6954215B2 (en) * | 2002-06-28 | 2005-10-11 | Microsoft Corporation | System and method for employing non-alpha channel image data in an alpha-channel-aware environment |
JP3845045B2 (en) * | 2002-07-23 | 2006-11-15 | 株式会社リコー | Image processing apparatus, image processing method, image forming apparatus, printing apparatus, and host PC |
FR2842977A1 (en) * | 2002-07-24 | 2004-01-30 | Total Immersion | METHOD AND SYSTEM FOR ENABLING A USER TO MIX REAL-TIME SYNTHESIS IMAGES WITH VIDEO IMAGES |
US7002599B2 (en) * | 2002-07-26 | 2006-02-21 | Sun Microsystems, Inc. | Method and apparatus for hardware acceleration of clipping and graphical fill in display systems |
US6857108B2 (en) * | 2002-07-31 | 2005-02-15 | Lsi Logic Corporation | Interactive representation of structural dependencies in semiconductor design flows |
US7257519B2 (en) * | 2002-08-02 | 2007-08-14 | Evans & Sutherland Computer Corporation | System and method for weighted correction of an eyepoint position |
US7176917B1 (en) | 2002-08-09 | 2007-02-13 | Avid Technology, Inc. | Visual programming interface for a three-dimensional animation system for defining real time shaders using a real-time rendering engine application programming interface |
US7508398B1 (en) | 2002-08-27 | 2009-03-24 | Nvidia Corporation | Transparent antialiased memory access |
US20040088682A1 (en) * | 2002-11-05 | 2004-05-06 | Thompson Ryan C. | Method, program product, and apparatus for cache entry tracking, collision detection, and address reasignment in processor testcases |
US7242400B2 (en) * | 2002-11-13 | 2007-07-10 | Ati Technologies Ulc | Compression and decompression of data using plane equations |
US7656416B2 (en) * | 2002-11-27 | 2010-02-02 | Ati Technologies, Inc. | Apparatus for generating anti-aliased and stippled 3d lines, points and surfaces using multi-dimensional procedural texture coordinates |
US7633506B1 (en) * | 2002-11-27 | 2009-12-15 | Ati Technologies Ulc | Parallel pipeline graphics system |
JPWO2004055697A1 (en) * | 2002-12-13 | 2006-04-20 | 富士通株式会社 | Processing method, processing apparatus, and computer program |
US7928997B2 (en) * | 2003-02-06 | 2011-04-19 | Nvidia Corporation | Digital image compositing using a programmable graphics processor |
US8749561B1 (en) * | 2003-03-14 | 2014-06-10 | Nvidia Corporation | Method and system for coordinated data execution using a primary graphics processor and a secondary graphics processor |
EP1620806A2 (en) * | 2003-04-03 | 2006-02-01 | Koninklijke Philips Electronics N.V. | Runtime configurable virtual video pipeline |
US7148888B2 (en) * | 2003-04-04 | 2006-12-12 | Via Technologies, Inc. | Head/data request in 3D graphics |
US7259765B2 (en) | 2003-04-04 | 2007-08-21 | S3 Graphics Co., Ltd. | Head/data scheduling in 3D graphics |
US7714858B2 (en) * | 2003-04-18 | 2010-05-11 | Hewlett-Packard Development Company, L.P. | Distributed rendering of interactive soft shadows |
JP3966832B2 (en) | 2003-04-28 | 2007-08-29 | 株式会社東芝 | Drawing processing apparatus and drawing processing method |
US7218331B2 (en) * | 2003-05-13 | 2007-05-15 | Via Technologies, Inc. | Bounding box in 3D graphics |
US20050017969A1 (en) * | 2003-05-27 | 2005-01-27 | Pradeep Sen | Computer graphics rendering using boundary information |
US7681112B1 (en) | 2003-05-30 | 2010-03-16 | Adobe Systems Incorporated | Embedded reuse meta information |
US7852405B1 (en) * | 2003-06-27 | 2010-12-14 | Zoran Corporation | Method and apparatus for high definition capture |
US8275910B1 (en) | 2003-07-02 | 2012-09-25 | Apple Inc. | Source packet bridge |
US7164420B2 (en) * | 2003-07-24 | 2007-01-16 | Autodesk, Inc. | Ray tracing hierarchy |
WO2005013066A2 (en) * | 2003-07-25 | 2005-02-10 | New York University | Logic arrangement, data structure, system and method for miltilinear representation of multimodal data ensembles for synthesis, rotation and compression |
US7139005B2 (en) * | 2003-09-13 | 2006-11-21 | Microsoft Corporation | Optimized fixed-point mathematical library and graphics functions for a software-implemented graphics rendering system and method using a normalized homogenous coordinate system |
US8788996B2 (en) | 2003-09-15 | 2014-07-22 | Nvidia Corporation | System and method for configuring semiconductor functional circuits |
US8732644B1 (en) | 2003-09-15 | 2014-05-20 | Nvidia Corporation | Micro electro mechanical switch system and method for testing and configuring semiconductor functional circuits |
US8775997B2 (en) * | 2003-09-15 | 2014-07-08 | Nvidia Corporation | System and method for testing and configuring semiconductor functional circuits |
CN100483463C (en) * | 2003-09-17 | 2009-04-29 | 皇家飞利浦电子股份有限公司 | System and method for rendering 3-D images on a 3-d image display screen |
US7593010B2 (en) * | 2003-09-18 | 2009-09-22 | Microsoft Corporation | Software-implemented transform and lighting module and pipeline for graphics rendering on embedded platforms using a fixed-point normalized homogenous coordinate system |
JP2005100176A (en) * | 2003-09-25 | 2005-04-14 | Sony Corp | Image processor and its method |
JP4183082B2 (en) * | 2003-09-26 | 2008-11-19 | シャープ株式会社 | 3D image drawing apparatus and 3D image drawing method |
KR100546383B1 (en) * | 2003-09-29 | 2006-01-26 | 삼성전자주식회사 | 3D graphics rendering engine for processing an invisible fragment and method thereof |
US8133115B2 (en) | 2003-10-22 | 2012-03-13 | Sony Computer Entertainment America Llc | System and method for recording and displaying a graphical path in a video game |
US8860737B2 (en) * | 2003-10-29 | 2014-10-14 | Nvidia Corporation | Programmable graphics processor for multithreaded execution of programs |
US7139003B1 (en) * | 2003-12-15 | 2006-11-21 | Nvidia Corporation | Methods of processing graphics data including reading and writing buffers |
US7836276B2 (en) * | 2005-12-02 | 2010-11-16 | Nvidia Corporation | System and method for processing thread groups in a SIMD architecture |
US8174531B1 (en) | 2003-10-29 | 2012-05-08 | Nvidia Corporation | Programmable graphics processor for multithreaded execution of programs |
US8035646B2 (en) * | 2003-11-14 | 2011-10-11 | Microsoft Corporation | Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques |
KR20050047741A (en) * | 2003-11-18 | 2005-05-23 | 삼성전자주식회사 | Image processing device and method thereof |
US7015914B1 (en) * | 2003-12-10 | 2006-03-21 | Nvidia Corporation | Multiple data buffers for processing graphics data |
US7053904B1 (en) * | 2003-12-15 | 2006-05-30 | Nvidia Corporation | Position conflict detection and avoidance in a programmable graphics processor |
US7053893B1 (en) * | 2003-12-15 | 2006-05-30 | Nvidia Corporation | Position conflict detection and avoidance in a programmable graphics processor using tile coverage data |
US7102645B2 (en) * | 2003-12-15 | 2006-09-05 | Seiko Epson Corporation | Graphics display controller providing enhanced read/write efficiency for interfacing with a RAM-integrated graphics display device |
US7420568B1 (en) * | 2003-12-17 | 2008-09-02 | Nvidia Corporation | System and method for packing data in different formats in a tiled graphics memory |
US8711161B1 (en) | 2003-12-18 | 2014-04-29 | Nvidia Corporation | Functional component compensation reconfiguration system and method |
US7221368B1 (en) * | 2003-12-18 | 2007-05-22 | Nvidia Corporation | Stippled lines using direct distance evaluation |
US7450120B1 (en) * | 2003-12-19 | 2008-11-11 | Nvidia Corporation | Apparatus, system, and method for Z-culling |
US8390619B1 (en) * | 2003-12-22 | 2013-03-05 | Nvidia Corporation | Occlusion prediction graphics processing system and method |
US8854364B1 (en) * | 2003-12-22 | 2014-10-07 | Nvidia Corporation | Tight depth range occlusion prediction system and method |
US8269769B1 (en) | 2003-12-22 | 2012-09-18 | Nvidia Corporation | Occlusion prediction compression system and method |
US7995056B1 (en) | 2003-12-22 | 2011-08-09 | Nvidia Corporation | Culling data selection system and method |
US7433364B2 (en) * | 2003-12-24 | 2008-10-07 | Intel Corporation | Method for optimizing queuing performance |
US9098943B1 (en) | 2003-12-31 | 2015-08-04 | Ziilabs Inc., Ltd. | Multiple simultaneous bin sizes |
US8643659B1 (en) | 2003-12-31 | 2014-02-04 | 3Dlabs Inc., Ltd. | Shader with global and instruction caches |
US7281122B2 (en) * | 2004-01-14 | 2007-10-09 | Ati Technologies Inc. | Method and apparatus for nested control flow of instructions using context information and instructions having extra bits |
US20050195186A1 (en) * | 2004-03-02 | 2005-09-08 | Ati Technologies Inc. | Method and apparatus for object based visibility culling |
FI117655B (en) * | 2004-03-25 | 2006-12-29 | Cadfaster Oy | A method for processing a computer-aided polygon model, a device and a computer program |
US7609902B2 (en) * | 2004-04-13 | 2009-10-27 | Microsoft Corporation | Implementation of discrete cosine transformation and its inverse on programmable graphics processor |
US7231632B2 (en) | 2004-04-16 | 2007-06-12 | Apple Computer, Inc. | System for reducing the number of programs necessary to render an image |
US7636489B2 (en) * | 2004-04-16 | 2009-12-22 | Apple Inc. | Blur computation algorithm |
US8134561B2 (en) | 2004-04-16 | 2012-03-13 | Apple Inc. | System for optimizing graphics operations |
US7847800B2 (en) * | 2004-04-16 | 2010-12-07 | Apple Inc. | System for emulating graphics operations |
US7248265B2 (en) * | 2004-04-16 | 2007-07-24 | Apple Inc. | System and method for processing graphics operations with graphics processing unit |
US8704837B2 (en) | 2004-04-16 | 2014-04-22 | Apple Inc. | High-level program interface for graphics operations |
KR100601952B1 (en) * | 2004-04-20 | 2006-07-14 | 삼성전자주식회사 | Apparatus and method for reconstitution of three-dimensional graphic data |
US7190366B2 (en) * | 2004-05-14 | 2007-03-13 | Nvidia Corporation | Method and system for a general instruction raster stage that generates programmable pixel packets |
US8411105B1 (en) | 2004-05-14 | 2013-04-02 | Nvidia Corporation | Method and system for computing pixel parameters |
US8687010B1 (en) | 2004-05-14 | 2014-04-01 | Nvidia Corporation | Arbitrary size texture palettes for use in graphics systems |
US8736620B2 (en) * | 2004-05-14 | 2014-05-27 | Nvidia Corporation | Kill bit graphics processing system and method |
US8432394B1 (en) | 2004-05-14 | 2013-04-30 | Nvidia Corporation | Method and system for implementing clamped z value interpolation in a raster stage of a graphics pipeline |
US8743142B1 (en) | 2004-05-14 | 2014-06-03 | Nvidia Corporation | Unified data fetch graphics processing system and method |
US8860722B2 (en) * | 2004-05-14 | 2014-10-14 | Nvidia Corporation | Early Z scoreboard tracking system and method |
ATE534114T1 (en) | 2004-05-14 | 2011-12-15 | Nvidia Corp | PROGRAMMABLE PROCESSOR WITH LOW POWER CONSUMPTION |
US8416242B1 (en) | 2004-05-14 | 2013-04-09 | Nvidia Corporation | Method and system for interpolating level-of-detail in graphics processors |
US8711155B2 (en) * | 2004-05-14 | 2014-04-29 | Nvidia Corporation | Early kill removal graphics processing system and method |
US8736628B1 (en) | 2004-05-14 | 2014-05-27 | Nvidia Corporation | Single thread graphics processing system and method |
US20060007234A1 (en) * | 2004-05-14 | 2006-01-12 | Hutchins Edward A | Coincident graphics pixel scoreboard tracking system and method |
US7389006B2 (en) * | 2004-05-14 | 2008-06-17 | Nvidia Corporation | Auto software configurable register address space for low power programmable processor |
US7091982B2 (en) * | 2004-05-14 | 2006-08-15 | Nvidia Corporation | Low power programmable processor |
US7079156B1 (en) * | 2004-05-14 | 2006-07-18 | Nvidia Corporation | Method and system for implementing multiple high precision and low precision interpolators for a graphics pipeline |
JP4451717B2 (en) | 2004-05-31 | 2010-04-14 | 株式会社ソニー・コンピュータエンタテインメント | Information processing apparatus and information processing method |
US20050275733A1 (en) * | 2004-06-10 | 2005-12-15 | Philip Chao | Method and apparatus of rendering a video image by polynomial evaluation |
US7382377B1 (en) * | 2004-06-17 | 2008-06-03 | Nvidia Corporation | Render to texture cull |
ES2368929T3 (en) | 2004-06-23 | 2011-11-23 | Quin Media Arts And Sciences Inc. | FORMATION OF SCULPTURAL IMAGES WITH OPTICAL MOSAICS. |
US7397964B2 (en) * | 2004-06-24 | 2008-07-08 | Apple Inc. | Gaussian blur approximation suitable for GPU |
US8068103B2 (en) * | 2004-06-24 | 2011-11-29 | Apple Inc. | User-interface design |
US8130237B2 (en) * | 2004-06-24 | 2012-03-06 | Apple Inc. | Resolution independent user interface design |
US7761800B2 (en) | 2004-06-25 | 2010-07-20 | Apple Inc. | Unified interest layer for user interface |
US7652678B2 (en) * | 2004-06-25 | 2010-01-26 | Apple Inc. | Partial display updates in a windowing system using a programmable graphics processing unit |
US8566732B2 (en) | 2004-06-25 | 2013-10-22 | Apple Inc. | Synchronization of widgets and dashboards |
US8239749B2 (en) | 2004-06-25 | 2012-08-07 | Apple Inc. | Procedurally expressing graphic objects for web pages |
US20050285866A1 (en) * | 2004-06-25 | 2005-12-29 | Apple Computer, Inc. | Display-wide visual effects for a windowing system using a programmable graphics processing unit |
US8453065B2 (en) | 2004-06-25 | 2013-05-28 | Apple Inc. | Preview and installation of user interface elements in a display environment |
US8302020B2 (en) | 2004-06-25 | 2012-10-30 | Apple Inc. | Widget authoring and editing environment |
US7546543B2 (en) | 2004-06-25 | 2009-06-09 | Apple Inc. | Widget authoring and editing environment |
US7490295B2 (en) | 2004-06-25 | 2009-02-10 | Apple Inc. | Layer for accessing user interface elements |
US7755629B2 (en) * | 2004-06-30 | 2010-07-13 | Canon Kabushiki Kaisha | Method of rendering graphic objects |
US7518608B2 (en) * | 2004-07-30 | 2009-04-14 | Sony Corporation | Z-depth matting of particles in image rendering |
US7256796B1 (en) * | 2004-08-03 | 2007-08-14 | Nvidia Corporation | Per-fragment control for writing an output buffer |
US7400325B1 (en) * | 2004-08-06 | 2008-07-15 | Nvidia Corporation | Culling before setup in viewport and culling unit |
US20060033736A1 (en) * | 2004-08-10 | 2006-02-16 | Wang Andy W | Enhanced Color and Lighting Model for Computer Graphics Productions |
CN101084493A (en) * | 2004-08-31 | 2007-12-05 | 硅奥普迪思公司 | Method and apparatus for reading and writing pixel-aligned subframes in a frame buffer |
US7218291B2 (en) * | 2004-09-13 | 2007-05-15 | Nvidia Corporation | Increased scalability in the fragment shading pipeline |
US8723231B1 (en) | 2004-09-15 | 2014-05-13 | Nvidia Corporation | Semiconductor die micro electro-mechanical switch management system and method |
US7286139B2 (en) * | 2004-09-17 | 2007-10-23 | Via Technologies, Inc. | Partial guardband clipping |
US20060061577A1 (en) * | 2004-09-22 | 2006-03-23 | Vijay Subramaniam | Efficient interface and assembler for a graphics processor |
US8711156B1 (en) | 2004-09-30 | 2014-04-29 | Nvidia Corporation | Method and system for remapping processing elements in a pipeline of a graphics processing unit |
US20060071933A1 (en) | 2004-10-06 | 2006-04-06 | Sony Computer Entertainment Inc. | Application binary interface for multi-pass shaders |
US20060082577A1 (en) * | 2004-10-20 | 2006-04-20 | Ugs Corp. | System, method, and computer program product for dynamic shader generation |
US7385604B1 (en) * | 2004-11-04 | 2008-06-10 | Nvidia Corporation | Fragment scattering |
JP4692956B2 (en) * | 2004-11-22 | 2011-06-01 | 株式会社ソニー・コンピュータエンタテインメント | Drawing processing apparatus and drawing processing method |
US7227551B2 (en) * | 2004-12-23 | 2007-06-05 | Apple Inc. | Manipulating text and graphic appearance |
US8140975B2 (en) | 2005-01-07 | 2012-03-20 | Apple Inc. | Slide show navigation |
US7209139B1 (en) * | 2005-01-07 | 2007-04-24 | Electronic Arts | Efficient rendering of similar objects in a three-dimensional graphics engine |
JP4812073B2 (en) * | 2005-01-31 | 2011-11-09 | キヤノン株式会社 | Image capturing apparatus, image capturing method, program, and recording medium |
KR100612890B1 (en) * | 2005-02-17 | 2006-08-14 | 삼성전자주식회사 | Multi-effect expression method and apparatus in 3-dimension graphic image |
US7242169B2 (en) * | 2005-03-01 | 2007-07-10 | Apple Inc. | Method and apparatus for voltage compensation for parasitic impedance |
US8089486B2 (en) * | 2005-03-21 | 2012-01-03 | Qualcomm Incorporated | Tiled prefetched and cached depth buffer |
CA2597436C (en) * | 2005-03-24 | 2011-09-20 | Lg Electronics Inc. | Method of executing scanning in broadband wireless access system |
JP2006293553A (en) * | 2005-04-07 | 2006-10-26 | Aisin Aw Co Ltd | Rotation processor for font data and map display system |
US7479965B1 (en) | 2005-04-12 | 2009-01-20 | Nvidia Corporation | Optimized alpha blend for anti-aliased render |
US9363481B2 (en) * | 2005-04-22 | 2016-06-07 | Microsoft Technology Licensing, Llc | Protected media pipeline |
US7499051B1 (en) | 2005-04-29 | 2009-03-03 | Adobe Systems Incorporated | GPU assisted 3D compositing |
US7463261B1 (en) * | 2005-04-29 | 2008-12-09 | Adobe Systems Incorporated | Three-dimensional image compositing on a GPU utilizing multiple transformations |
US7802028B2 (en) * | 2005-05-02 | 2010-09-21 | Broadcom Corporation | Total dynamic sharing of a transaction queue |
US7349066B2 (en) * | 2005-05-05 | 2008-03-25 | Asml Masktools B.V. | Apparatus, method and computer program product for performing a model based optical proximity correction factoring neighbor influence |
US8427496B1 (en) | 2005-05-13 | 2013-04-23 | Nvidia Corporation | Method and system for implementing compression across a graphics bus interconnect |
US7847755B1 (en) * | 2005-05-23 | 2010-12-07 | Glance Networks | Method and apparatus for the identification and selective encoding of changed host display information |
US7894528B2 (en) * | 2005-05-25 | 2011-02-22 | Yissum Research Development Company Of The Hebrew University Of Jerusalem | Fast and robust motion computations using direct methods |
US8543931B2 (en) | 2005-06-07 | 2013-09-24 | Apple Inc. | Preview including theme based installation of user interface elements in a display environment |
US7636126B2 (en) | 2005-06-22 | 2009-12-22 | Sony Computer Entertainment Inc. | Delay matching in audio/video systems |
US9298311B2 (en) * | 2005-06-23 | 2016-03-29 | Apple Inc. | Trackpad sensitivity compensation |
US7432937B2 (en) * | 2005-06-30 | 2008-10-07 | Intel Corporation | System and method for concave polygon rasterization |
US7496416B2 (en) | 2005-08-01 | 2009-02-24 | Luxology, Llc | Input/output curve editor |
US20070035553A1 (en) * | 2005-08-12 | 2007-02-15 | Microsoft Corporation | General framework for aligning textures |
US7436412B2 (en) * | 2005-08-24 | 2008-10-14 | Qualcomm Incorporated | Graphics engine with efficient interpolation |
US8014615B2 (en) * | 2005-09-02 | 2011-09-06 | Adobe Systems Incorporated | System and method for decompressing video data and alpha channel data using a single stream |
US8189908B2 (en) * | 2005-09-02 | 2012-05-29 | Adobe Systems, Inc. | System and method for compressing video data and alpha channel data using a single stream |
US7433191B2 (en) * | 2005-09-30 | 2008-10-07 | Apple Inc. | Thermal contact arrangement |
US7441230B2 (en) | 2005-10-07 | 2008-10-21 | Lucasfilm Entertainment Company Ltd. | Method of utilizing product proxies with a dependency graph |
US8144149B2 (en) * | 2005-10-14 | 2012-03-27 | Via Technologies, Inc. | System and method for dynamically load balancing multiple shader stages in a shared pool of processing units |
US8266232B2 (en) * | 2005-10-15 | 2012-09-11 | International Business Machines Corporation | Hardware processing of commands within virtual client computing environment |
US7954064B2 (en) | 2005-10-27 | 2011-05-31 | Apple Inc. | Multiple dashboards |
US7752556B2 (en) | 2005-10-27 | 2010-07-06 | Apple Inc. | Workflow widgets |
US9104294B2 (en) | 2005-10-27 | 2015-08-11 | Apple Inc. | Linked widgets |
US8543824B2 (en) | 2005-10-27 | 2013-09-24 | Apple Inc. | Safe distribution and use of content |
US7743336B2 (en) | 2005-10-27 | 2010-06-22 | Apple Inc. | Widget security |
US7414624B2 (en) * | 2005-10-28 | 2008-08-19 | Intel Corporation | Apparatus and method for a frustum culling algorithm suitable for hardware implementation |
US20070097139A1 (en) * | 2005-11-02 | 2007-05-03 | Chao-Chin Chen | Method and apparatus of primitive filter in graphic process applications |
GB0524804D0 (en) | 2005-12-05 | 2006-01-11 | Falanx Microsystems As | Method of and apparatus for processing graphics |
US7934255B1 (en) * | 2005-11-08 | 2011-04-26 | Nvidia Corporation | Apparatus, system, and method for offloading packet classification |
US8294731B2 (en) * | 2005-11-15 | 2012-10-23 | Advanced Micro Devices, Inc. | Buffer management in vector graphics hardware |
US7707514B2 (en) | 2005-11-18 | 2010-04-27 | Apple Inc. | Management of user interface elements in a display environment |
US8624909B2 (en) * | 2005-11-21 | 2014-01-07 | Vixs Systems Inc. | Image processing system and method thereof |
US7598711B2 (en) * | 2005-11-23 | 2009-10-06 | Apple Inc. | Power source switchover apparatus and method |
KR100957760B1 (en) * | 2005-11-30 | 2010-05-13 | 후지쯔 마이크로일렉트로닉스 가부시키가이샤 | Three-dimensional graphic apparatus, three-dimensional graphic method, and computer readable recording medium having three-dimensional program |
US8803872B2 (en) * | 2005-12-01 | 2014-08-12 | Intel Corporation | Computer graphics processor and method for rendering a three-dimensional image on a display screen |
US7439988B1 (en) | 2005-12-05 | 2008-10-21 | Nvidia Corporation | Apparatus, system, and method for clipping graphics primitives with respect to a clipping plane |
US7616218B1 (en) | 2005-12-05 | 2009-11-10 | Nvidia Corporation | Apparatus, system, and method for clipping graphics primitives |
US7434032B1 (en) | 2005-12-13 | 2008-10-07 | Nvidia Corporation | Tracking register usage during multithreaded processing using a scoreboard having separate memory regions and storing sequential register size indicators |
US7423642B2 (en) * | 2005-12-14 | 2008-09-09 | Winbond Electronics Corporation | Efficient video frame capturing |
US7593018B1 (en) * | 2005-12-14 | 2009-09-22 | Nvidia Corp. | Method and apparatus for providing explicit weights for texture filtering |
US8701091B1 (en) | 2005-12-15 | 2014-04-15 | Nvidia Corporation | Method and system for providing a generic console interface for a graphics application |
US9123173B2 (en) * | 2005-12-15 | 2015-09-01 | Nvidia Corporation | Method for rasterizing non-rectangular tile groups in a raster stage of a graphics pipeline |
US8698811B1 (en) | 2005-12-15 | 2014-04-15 | Nvidia Corporation | Nested boustrophedonic patterns for rasterization |
US7791617B2 (en) * | 2005-12-19 | 2010-09-07 | Nvidia Corporation | Method and system for rendering polygons having abutting edges |
US7714877B1 (en) | 2005-12-19 | 2010-05-11 | Nvidia Corporation | Apparatus, system, and method for determining clipping distances |
US9117309B1 (en) | 2005-12-19 | 2015-08-25 | Nvidia Corporation | Method and system for rendering polygons with a bounding box in a graphics processor unit |
US8390645B1 (en) | 2005-12-19 | 2013-03-05 | Nvidia Corporation | Method and system for rendering connecting antialiased line segments |
US7420572B1 (en) * | 2005-12-19 | 2008-09-02 | Nvidia Corporation | Apparatus, system, and method for clipping graphics primitives with accelerated context switching |
US8300059B2 (en) * | 2006-02-03 | 2012-10-30 | Ati Technologies Ulc | Method and apparatus for selecting a mip map level based on a min-axis value for texture mapping |
JP4734137B2 (en) * | 2006-02-23 | 2011-07-27 | 株式会社バンダイナムコゲームス | Program, information storage medium, and image generation system |
JP4734138B2 (en) * | 2006-02-23 | 2011-07-27 | 株式会社バンダイナムコゲームス | Program, information storage medium, and image generation system |
JP4782583B2 (en) * | 2006-02-23 | 2011-09-28 | 株式会社バンダイナムコゲームス | Program, information storage medium, and image generation system |
US8006236B1 (en) * | 2006-02-24 | 2011-08-23 | Nvidia Corporation | System and method for compiling high-level primitive programs into primitive program micro-code |
US7825933B1 (en) * | 2006-02-24 | 2010-11-02 | Nvidia Corporation | Managing primitive program vertex attributes as per-attribute arrays |
US8171461B1 (en) | 2006-02-24 | 2012-05-01 | Nvidia Coporation | Primitive program compilation for flat attributes with provoking vertex independence |
US7891012B1 (en) | 2006-03-01 | 2011-02-15 | Nvidia Corporation | Method and computer-usable medium for determining the authorization status of software |
US8452981B1 (en) * | 2006-03-01 | 2013-05-28 | Nvidia Corporation | Method for author verification and software authorization |
TWI319166B (en) * | 2006-03-06 | 2010-01-01 | Via Tech Inc | Method and related apparatus for graphic processing |
JP2007287084A (en) * | 2006-04-20 | 2007-11-01 | Fuji Xerox Co Ltd | Image processor and program |
JP2007287085A (en) * | 2006-04-20 | 2007-11-01 | Fuji Xerox Co Ltd | Program and device for processing images |
JP5085642B2 (en) * | 2006-04-20 | 2012-11-28 | テレフオンアクチーボラゲット エル エム エリクソン(パブル) | Method for compressing an image block, method for processing a compressed representation of an image block, block compressor and block decompressor |
US8766995B2 (en) * | 2006-04-26 | 2014-07-01 | Qualcomm Incorporated | Graphics system with configurable caches |
WO2007130933A2 (en) * | 2006-05-01 | 2007-11-15 | Jeffrey W Bezanson | Apparatuses, methods and systems for vector operations and storage in matrix models |
US7965859B2 (en) | 2006-05-04 | 2011-06-21 | Sony Computer Entertainment Inc. | Lighting control of a user environment via a display device |
US7880746B2 (en) | 2006-05-04 | 2011-02-01 | Sony Computer Entertainment Inc. | Bandwidth management through lighting control of a user environment via a display device |
SG137754A1 (en) * | 2006-05-12 | 2007-12-28 | Nvidia Corp | Antialiasing using multiple display heads of a graphics processor |
US20070268289A1 (en) * | 2006-05-16 | 2007-11-22 | Chun Yu | Graphics system with dynamic reposition of depth engine |
US7395180B2 (en) * | 2006-05-17 | 2008-07-01 | Lockheed Martin Corporation | Efficient translation of data from a two-dimensional array to a wedge |
US8884972B2 (en) | 2006-05-25 | 2014-11-11 | Qualcomm Incorporated | Graphics processor with arithmetic and elementary function units |
US8869147B2 (en) * | 2006-05-31 | 2014-10-21 | Qualcomm Incorporated | Multi-threaded processor with deferred thread output control |
WO2007142326A1 (en) * | 2006-06-09 | 2007-12-13 | Aisin Aw Co., Ltd. | Data update system, terminal device, server device, and data update method |
US8644643B2 (en) | 2006-06-14 | 2014-02-04 | Qualcomm Incorporated | Convolution filtering in a graphics processor |
US20070291031A1 (en) * | 2006-06-15 | 2007-12-20 | Right Hemisphere Limited | Three dimensional geometric data correction |
US7940262B2 (en) * | 2006-06-15 | 2011-05-10 | Right Hemisphere Limited | Unification and part hiding in three dimensional geometric data |
US8766996B2 (en) * | 2006-06-21 | 2014-07-01 | Qualcomm Incorporated | Unified virtual addressed register file |
US8928676B2 (en) * | 2006-06-23 | 2015-01-06 | Nvidia Corporation | Method for parallel fine rasterization in a raster stage of a graphics pipeline |
JP2008009696A (en) * | 2006-06-29 | 2008-01-17 | Fuji Xerox Co Ltd | Image processor and program |
JP4795138B2 (en) * | 2006-06-29 | 2011-10-19 | 富士ゼロックス株式会社 | Image processing apparatus and program |
US8477134B1 (en) | 2006-06-30 | 2013-07-02 | Nvidia Corporation | Conservative triage of polygon status using low precision edge evaluation and high precision edge evaluation |
US8284204B2 (en) * | 2006-06-30 | 2012-10-09 | Nokia Corporation | Apparatus, method and a computer program product for providing a unified graphics pipeline for stereoscopic rendering |
US8560495B1 (en) * | 2006-07-07 | 2013-10-15 | Sybase, Inc. | System and method for synchronizing message processing in a continuous processing system |
JP4979287B2 (en) * | 2006-07-14 | 2012-07-18 | 富士ゼロックス株式会社 | Image processing apparatus and program |
US8633927B2 (en) * | 2006-07-25 | 2014-01-21 | Nvidia Corporation | Re-render acceleration of frame with lighting change |
US8085264B1 (en) | 2006-07-26 | 2011-12-27 | Nvidia Corporation | Tile output using multiple queue output buffering in a raster stage |
US9070213B2 (en) * | 2006-07-26 | 2015-06-30 | Nvidia Corporation | Tile based precision rasterization in a graphics pipeline |
US8963932B1 (en) | 2006-08-01 | 2015-02-24 | Nvidia Corporation | Method and apparatus for visualizing component workloads in a unified shader GPU architecture |
US7778800B2 (en) * | 2006-08-01 | 2010-08-17 | Nvidia Corporation | Method and system for calculating performance parameters for a processor |
US8607151B2 (en) * | 2006-08-01 | 2013-12-10 | Nvidia Corporation | Method and system for debugging a graphics pipeline subunit |
US8436870B1 (en) | 2006-08-01 | 2013-05-07 | Nvidia Corporation | User interface and method for graphical processing analysis |
US8436864B2 (en) * | 2006-08-01 | 2013-05-07 | Nvidia Corporation | Method and user interface for enhanced graphical operation organization |
US7952588B2 (en) * | 2006-08-03 | 2011-05-31 | Qualcomm Incorporated | Graphics processing unit with extended vertex cache |
US8869027B2 (en) | 2006-08-04 | 2014-10-21 | Apple Inc. | Management and generation of dashboards |
US8493388B2 (en) * | 2006-08-09 | 2013-07-23 | Siemens Medical Solutions Usa, Inc. | Modular volume rendering using visual programming |
KR20080014402A (en) * | 2006-08-11 | 2008-02-14 | 삼성전자주식회사 | Method and apparatus for processing computer graphics data |
US7852347B1 (en) * | 2006-08-24 | 2010-12-14 | Nvidia Corporation | Texture map pixel pairing optimization |
KR100745768B1 (en) * | 2006-08-29 | 2007-08-02 | 삼성전자주식회사 | Method for calculate lod value for reducing power consumption and 3 dimension rendering system using the same |
US7905610B1 (en) * | 2006-08-29 | 2011-03-15 | Nvidia Corporation | Graphics processor system and associated method for projecting an image onto a three-dimensional object |
US8237739B2 (en) | 2006-09-12 | 2012-08-07 | Qualcomm Incorporated | Method and device for performing user-defined clipping in object space |
JP4995827B2 (en) * | 2006-09-13 | 2012-08-08 | パナソニック株式会社 | Image processing apparatus, integrated circuit for image processing, image processing system, input assembler apparatus, integrated circuit for input assembly |
JP4079378B2 (en) | 2006-09-21 | 2008-04-23 | 株式会社コナミデジタルエンタテインメント | Image processing apparatus, image processing apparatus control method, and program |
US8537168B1 (en) | 2006-11-02 | 2013-09-17 | Nvidia Corporation | Method and system for deferred coverage mask generation in a raster stage |
US8427487B1 (en) | 2006-11-02 | 2013-04-23 | Nvidia Corporation | Multiple tile output using interface compression in a raster stage |
US8237738B1 (en) | 2006-11-02 | 2012-08-07 | Nvidia Corporation | Smooth rasterization of polygonal graphics primitives |
US8482567B1 (en) | 2006-11-03 | 2013-07-09 | Nvidia Corporation | Line rasterization techniques |
US8232991B1 (en) | 2006-11-03 | 2012-07-31 | Nvidia Corporation | Z-test result reconciliation with multiple partitions |
US7701459B1 (en) * | 2006-11-03 | 2010-04-20 | Nvidia Corporation | Primitive oriented assembly for parallel vertex/geometry processing |
US8300050B2 (en) | 2006-11-28 | 2012-10-30 | Adobe Systems Incorporated | Temporary low resolution rendering of 3D objects |
US8059124B2 (en) | 2006-11-28 | 2011-11-15 | Adobe Systems Incorporated | Temporary non-tiled rendering of 3D objects |
GB0710795D0 (en) * | 2007-06-05 | 2007-07-18 | Arm Norway As | Method of and apparatus for processing graphics |
WO2008073455A1 (en) * | 2006-12-11 | 2008-06-19 | Koplar Interactive Systems International, L.L.C. | Spatial data encoding and decoding |
EP2104930A2 (en) | 2006-12-12 | 2009-09-30 | Evans & Sutherland Computer Corporation | System and method for aligning rgb light in a single modulator projector |
US8736627B2 (en) * | 2006-12-19 | 2014-05-27 | Via Technologies, Inc. | Systems and methods for providing a shared buffer in a multiple FIFO environment |
US7580035B2 (en) * | 2006-12-28 | 2009-08-25 | Intel Corporation | Real-time collision detection using clipping |
CN102160087B (en) * | 2007-01-05 | 2013-09-18 | 兰德马克绘图国际公司,哈里伯顿公司 | Systems and methods for visualizing multiple volumetric data sets in real time |
ITMI20070038A1 (en) * | 2007-01-12 | 2008-07-13 | St Microelectronics Srl | RENDERING DEVICE FOR GRAPHICS WITH THREE DIMENSIONS WITH SORT-MIDDLE TYPE ARCHITECTURE. |
US7746355B1 (en) * | 2007-01-24 | 2010-06-29 | Vivante Corporation | Method for distributed clipping outside of view volume |
WO2008091198A1 (en) * | 2007-01-24 | 2008-07-31 | Swiftfoot Graphics Ab | Method, display adapter and computer program product for improved graphics performance by using a replaceable culling program |
US8549500B2 (en) * | 2007-02-14 | 2013-10-01 | The Mathworks, Inc. | Saving and loading graphical processing unit (GPU) arrays providing high computational capabilities in a computing environment |
WO2008103775A2 (en) | 2007-02-20 | 2008-08-28 | Pixologic, Inc. | System and method for interactive masking and modifying of 3d objects |
US7473258B2 (en) * | 2007-03-08 | 2009-01-06 | Cardica, Inc. | Surgical stapler |
US8471862B2 (en) * | 2007-03-09 | 2013-06-25 | Ati Technologies Ulc | Offset tiles in vector graphics |
US7694193B2 (en) * | 2007-03-13 | 2010-04-06 | Hewlett-Packard Development Company, L.P. | Systems and methods for implementing a stride value for accessing memory |
JP4446201B2 (en) * | 2007-03-30 | 2010-04-07 | アイシン・エィ・ダブリュ株式会社 | Image recognition apparatus and image recognition method |
US8155826B2 (en) * | 2007-03-30 | 2012-04-10 | Aisin Aw Co., Ltd. | Vehicle behavior learning apparatuses, methods, and programs |
WO2008123822A1 (en) * | 2007-04-04 | 2008-10-16 | Telefonaktiebolaget Lm Ericsson (Publ) | Vector-based image processing |
US10605610B2 (en) * | 2007-04-09 | 2020-03-31 | Ian Cummings | Apparatus and methods for reducing data transmission in wireless client-server navigation systems |
JP4588736B2 (en) * | 2007-04-12 | 2010-12-01 | 富士フイルム株式会社 | Image processing method, apparatus, and program |
CA2686121C (en) * | 2007-04-16 | 2016-06-21 | Sunfish Studio, Llc | Single-pass and order-independent transparency in computer graphics using constant memory |
GB2448717B (en) * | 2007-04-25 | 2012-09-19 | David Hostettler Wain | Method and apparatus for the efficient animation of textures based on images and graphical components |
US8203560B2 (en) * | 2007-04-27 | 2012-06-19 | Sony Corporation | Method for predictively splitting procedurally generated particle data into screen-space boxes |
US20080273113A1 (en) * | 2007-05-02 | 2008-11-06 | Windbond Electronics Corporation | Integrated graphics and KVM system |
US7876677B2 (en) * | 2007-05-22 | 2011-01-25 | Apple Inc. | Transmission control protocol queue sorting |
US8558832B1 (en) * | 2007-06-19 | 2013-10-15 | Nvida Corporation | System, method, and computer program product for generating a plurality of two-dimensional images and depth maps for a scene at a point in time |
KR101378372B1 (en) * | 2007-07-12 | 2014-03-27 | 삼성전자주식회사 | Digital image processing apparatus, method for controlling the same, and recording medium storing program to implement the method |
US8954871B2 (en) | 2007-07-18 | 2015-02-10 | Apple Inc. | User-centric widgets and dashboards |
US7805579B2 (en) * | 2007-07-31 | 2010-09-28 | International Business Machines Corporation | Methods and arrangements for multi-buffering data |
US7925100B2 (en) * | 2007-07-31 | 2011-04-12 | Microsoft Corporation | Tiled packaging of vector image data |
US8667415B2 (en) | 2007-08-06 | 2014-03-04 | Apple Inc. | Web widgets |
US8441497B1 (en) | 2007-08-07 | 2013-05-14 | Nvidia Corporation | Interpolation of vertex attributes in a graphics processor |
US8296738B1 (en) | 2007-08-13 | 2012-10-23 | Nvidia Corporation | Methods and systems for in-place shader debugging and performance tuning |
US8599208B2 (en) * | 2007-08-15 | 2013-12-03 | Nvidia Corporation | Shared readable and writeable global values in a graphics processor unit pipeline |
US8736624B1 (en) | 2007-08-15 | 2014-05-27 | Nvidia Corporation | Conditional execution flag in graphics applications |
US8314803B2 (en) * | 2007-08-15 | 2012-11-20 | Nvidia Corporation | Buffering deserialized pixel data in a graphics processor unit pipeline |
US8521800B1 (en) | 2007-08-15 | 2013-08-27 | Nvidia Corporation | Interconnected arithmetic logic units |
US8775777B2 (en) * | 2007-08-15 | 2014-07-08 | Nvidia Corporation | Techniques for sourcing immediate values from a VLIW |
US9035957B1 (en) | 2007-08-15 | 2015-05-19 | Nvidia Corporation | Pipeline debug statistics system and method |
US20090046105A1 (en) * | 2007-08-15 | 2009-02-19 | Bergland Tyson J | Conditional execute bit in a graphics processor unit pipeline |
US9183607B1 (en) | 2007-08-15 | 2015-11-10 | Nvidia Corporation | Scoreboard cache coherence in a graphics pipeline |
US8249391B2 (en) * | 2007-08-24 | 2012-08-21 | Ancestry.com Operations, Inc. | User interface method for skew correction |
US8156467B2 (en) | 2007-08-27 | 2012-04-10 | Adobe Systems Incorporated | Reusing components in a running application |
KR100933366B1 (en) * | 2007-09-13 | 2009-12-22 | 한국전자통신연구원 | Router device with black box function and network system including the device |
JP4501983B2 (en) * | 2007-09-28 | 2010-07-14 | アイシン・エィ・ダブリュ株式会社 | Parking support system, parking support method, parking support program |
US8176466B2 (en) | 2007-10-01 | 2012-05-08 | Adobe Systems Incorporated | System and method for generating an application fragment |
US8724483B2 (en) | 2007-10-22 | 2014-05-13 | Nvidia Corporation | Loopback configuration for bi-directional interfaces |
KR101407639B1 (en) * | 2007-10-22 | 2014-06-16 | 삼성전자주식회사 | Apparatus and method for rendering 3D Graphic object |
US8638341B2 (en) * | 2007-10-23 | 2014-01-28 | Qualcomm Incorporated | Antialiasing of two-dimensional vector images |
US8760450B2 (en) * | 2007-10-30 | 2014-06-24 | Advanced Micro Devices, Inc. | Real-time mesh simplification using the graphics processing unit |
US7765500B2 (en) * | 2007-11-08 | 2010-07-27 | Nvidia Corporation | Automated generation of theoretical performance analysis based upon workload and design configuration |
US8063903B2 (en) * | 2007-11-09 | 2011-11-22 | Nvidia Corporation | Edge evaluation techniques for graphics hardware |
US8035641B1 (en) | 2007-11-28 | 2011-10-11 | Adobe Systems Incorporated | Fast depth of field simulation |
US9153211B1 (en) * | 2007-12-03 | 2015-10-06 | Nvidia Corporation | Method and system for tracking accesses to virtual addresses in graphics contexts |
US8040349B1 (en) | 2007-12-04 | 2011-10-18 | Nvidia Corporation | System and method for structuring an A-buffer |
US8026912B1 (en) * | 2007-12-04 | 2011-09-27 | Nvidia Corporation | System and method for structuring an A-buffer |
US7940280B2 (en) * | 2007-12-06 | 2011-05-10 | Seiko Epson Corporation | System and method for color format conversion in a graphics environment |
US8179394B1 (en) | 2007-12-13 | 2012-05-15 | Nvidia Corporation | Cull streams for fine-grained rendering predication |
US8102393B1 (en) | 2007-12-13 | 2012-01-24 | Nvidia Corporation | Cull streams for fine-grained rendering predication |
US9489767B1 (en) * | 2007-12-13 | 2016-11-08 | Nvidia Corporation | Cull streams for fine-grained rendering predication |
US8878849B2 (en) * | 2007-12-14 | 2014-11-04 | Nvidia Corporation | Horizon split ambient occlusion |
US8780123B2 (en) | 2007-12-17 | 2014-07-15 | Nvidia Corporation | Interrupt handling techniques in the rasterizer of a GPU |
US9064333B2 (en) | 2007-12-17 | 2015-06-23 | Nvidia Corporation | Interrupt handling techniques in the rasterizer of a GPU |
CN101216944B (en) * | 2008-01-07 | 2011-08-03 | 北大方正集团有限公司 | A method and device for morphing shading in the process of typeset |
US20090184972A1 (en) * | 2008-01-18 | 2009-07-23 | Qualcomm Incorporated | Multi-buffer support for off-screen surfaces in a graphics processing system |
US20090189896A1 (en) * | 2008-01-25 | 2009-07-30 | Via Technologies, Inc. | Graphics Processor having Unified Shader Unit |
US9214007B2 (en) * | 2008-01-25 | 2015-12-15 | Via Technologies, Inc. | Graphics processor having unified cache system |
US20110149340A1 (en) * | 2008-01-30 | 2011-06-23 | Ramot At Tel-Aviv University Ltd. | Method, system and computer program product for manipulating a graphic entity |
GB0801812D0 (en) * | 2008-01-31 | 2008-03-05 | Arm Noway As | Methods of and apparatus for processing computer graphics |
US9619304B2 (en) | 2008-02-05 | 2017-04-11 | Adobe Systems Incorporated | Automatic connections between application components |
US8098251B2 (en) * | 2008-02-22 | 2012-01-17 | Qualcomm Incorporated | System and method for instruction latency reduction in graphics processing |
KR100866573B1 (en) * | 2008-02-22 | 2008-11-03 | 인하대학교 산학협력단 | A point-based rendering method using visibility map |
KR100914171B1 (en) | 2008-02-28 | 2009-08-28 | 한국전자통신연구원 | Apparatus and method for depth based image rendering on mobile broadcasting |
US7675513B2 (en) * | 2008-03-14 | 2010-03-09 | Evans & Sutherland Computer Corp. | System and method for displaying stereo images |
GB2458488C (en) | 2008-03-19 | 2018-09-12 | Imagination Tech Ltd | Untransformed display lists in a tile based rendering system |
US7984317B2 (en) | 2008-03-24 | 2011-07-19 | Apple Inc. | Hardware-based power management of functional blocks |
US8125494B2 (en) * | 2008-04-03 | 2012-02-28 | American Panel Corporation | Method for mapping optical properties for a display device |
US8448002B2 (en) * | 2008-04-10 | 2013-05-21 | Nvidia Corporation | Clock-gated series-coupled data processing modules |
US8923385B2 (en) | 2008-05-01 | 2014-12-30 | Nvidia Corporation | Rewind-enabled hardware encoder |
US8681861B2 (en) | 2008-05-01 | 2014-03-25 | Nvidia Corporation | Multistandard hardware video encoder |
US8358317B2 (en) | 2008-05-23 | 2013-01-22 | Evans & Sutherland Computer Corporation | System and method for displaying a planar image on a curved surface |
CN102047315B (en) * | 2008-05-30 | 2015-09-09 | 先进微装置公司 | The computing system of easily extensible and integration |
GB0810205D0 (en) * | 2008-06-04 | 2008-07-09 | Advanced Risc Mach Ltd | Graphics processing systems |
US8702248B1 (en) | 2008-06-11 | 2014-04-22 | Evans & Sutherland Computer Corporation | Projection method for reducing interpixel gaps on a viewing surface |
US8656293B1 (en) | 2008-07-29 | 2014-02-18 | Adobe Systems Incorporated | Configuring mobile devices |
US8427497B1 (en) * | 2008-08-01 | 2013-04-23 | Marvell International Ltd. | Methods and apparatuses for processing cached image data |
US8553041B1 (en) | 2008-09-10 | 2013-10-08 | Nvidia Corporation | System and method for structuring an A-buffer to support multi-sample anti-aliasing |
US8654135B1 (en) * | 2008-09-10 | 2014-02-18 | Nvidia Corporation | A-Buffer compression for different compression formats |
US8130223B1 (en) | 2008-09-10 | 2012-03-06 | Nvidia Corporation | System and method for structuring an A-buffer to support multi-sample anti-aliasing |
US8370759B2 (en) | 2008-09-29 | 2013-02-05 | Ancestry.com Operations Inc | Visualizing, creating and editing blending modes methods and systems |
US9336624B2 (en) * | 2008-10-07 | 2016-05-10 | Mitsubishi Electric Research Laboratories, Inc. | Method and system for rendering 3D distance fields |
KR101496340B1 (en) | 2008-10-31 | 2015-03-04 | 삼성전자주식회사 | Processor and method for controling memory |
US8077378B1 (en) | 2008-11-12 | 2011-12-13 | Evans & Sutherland Computer Corporation | Calibration system and method for light modulation device |
WO2010062790A1 (en) * | 2008-11-25 | 2010-06-03 | Sony Computer Entertainment America Inc. | Computer graphics method for aggregating light sources per-vertex and interpolating color and direction as one entity |
US8355022B2 (en) * | 2008-11-25 | 2013-01-15 | Sony Computer Entertainment America Llc | Method and apparatus for aggregating light sources per-vertex in computer graphics |
US20100128038A1 (en) * | 2008-11-25 | 2010-05-27 | Sony Computer Entertainment America Inc. | Method and apparatus for interpolating color and direction as one entity in computer graphics |
CA2745421A1 (en) * | 2008-12-01 | 2010-06-10 | Life Image Inc. | Medical imaging viewer |
KR101511273B1 (en) * | 2008-12-29 | 2015-04-10 | 삼성전자주식회사 | System and method for 3d graphic rendering based on multi-core processor |
CN102388620B (en) * | 2009-02-01 | 2014-10-29 | Lg电子株式会社 | Broadcast receiver and 3d video data processing method |
US8384740B1 (en) * | 2009-02-24 | 2013-02-26 | A9.Com, Inc. | Method and system for virtually placing a tangible item on an appendage |
US8854379B2 (en) * | 2009-02-25 | 2014-10-07 | Empire Technology Development Llc | Routing across multicore networks using real world or modeled data |
US8095560B2 (en) * | 2009-02-26 | 2012-01-10 | Yahoo! Inc. | Edge attribute aggregation in a directed graph |
US20100241638A1 (en) * | 2009-03-18 | 2010-09-23 | O'sullivan Patrick Joseph | Sorting contacts |
US8330767B2 (en) * | 2009-03-24 | 2012-12-11 | Advanced Micro Devices, Inc. | Method and apparatus for angular invariant texture level of detail generation |
CN101859330B (en) * | 2009-04-09 | 2012-11-21 | 辉达公司 | Method for verifying integrated circuit effectiveness models |
KR100927128B1 (en) * | 2009-04-30 | 2009-11-18 | 주식회사 넥서스칩스 | Device and method of processing 3-dimension graphic using tile dirty table |
JP5304443B2 (en) * | 2009-05-28 | 2013-10-02 | 富士通セミコンダクター株式会社 | Drawing data processing method, drawing system, and drawing data creation program |
US8294714B1 (en) * | 2009-06-26 | 2012-10-23 | Nvidia Corporation | Accelerated rendering with temporally interleaved details |
KR101649098B1 (en) * | 2009-06-30 | 2016-08-19 | 삼성전자주식회사 | Apparatus and method for rendering using sensor in portable terminal |
US7973705B2 (en) * | 2009-07-17 | 2011-07-05 | Garmin Switzerland Gmbh | Marine bump map display |
US9142057B2 (en) * | 2009-09-03 | 2015-09-22 | Advanced Micro Devices, Inc. | Processing unit with a plurality of shader engines |
US9300969B2 (en) | 2009-09-09 | 2016-03-29 | Apple Inc. | Video storage |
GB2473682B (en) * | 2009-09-14 | 2011-11-16 | Sony Comp Entertainment Europe | A method of determining the state of a tile based deferred re ndering processor and apparatus thereof |
US20110063309A1 (en) * | 2009-09-16 | 2011-03-17 | Nvidia Corporation | User interface for co-processing techniques on heterogeneous graphics processing units |
US8692829B2 (en) * | 2009-10-05 | 2014-04-08 | Nvidia Corporation | Calculation of plane equations after determination of Z-buffer visibility |
US9058672B2 (en) * | 2009-10-06 | 2015-06-16 | Nvidia Corporation | Using a pixel offset for evaluating a plane equation |
US9438861B2 (en) * | 2009-10-06 | 2016-09-06 | Microsoft Technology Licensing, Llc | Integrating continuous and sparse streaming data |
JP6035148B2 (en) * | 2009-12-08 | 2016-11-30 | コーニンクレッカ フィリップス エヌ ヴェKoninklijke Philips N.V. | Ablation treatment plan and device |
CN102087752B (en) * | 2009-12-08 | 2013-11-20 | 鸿富锦精密工业(深圳)有限公司 | Illumination environment simulation system and method thereof |
US9530189B2 (en) | 2009-12-31 | 2016-12-27 | Nvidia Corporation | Alternate reduction ratios and threshold mechanisms for framebuffer compression |
TWI482998B (en) * | 2010-01-11 | 2015-05-01 | Hon Hai Prec Ind Co Ltd | Illumination environment simulation system and method |
JP5571977B2 (en) * | 2010-03-01 | 2014-08-13 | キヤノン株式会社 | Image processing device |
US9331869B2 (en) | 2010-03-04 | 2016-05-03 | Nvidia Corporation | Input/output request packet handling techniques by a device specific kernel mode driver |
US9058685B2 (en) * | 2010-03-11 | 2015-06-16 | Broadcom Corporation | Method and system for controlling a 3D processor using a control list in memory |
US8320622B2 (en) * | 2010-03-29 | 2012-11-27 | Sharp Laboratories Of America, Inc. | Color gradient object tracking |
US10786736B2 (en) | 2010-05-11 | 2020-09-29 | Sony Interactive Entertainment LLC | Placement of user information in a game space |
US20110285736A1 (en) | 2010-05-21 | 2011-11-24 | Kilgard Mark J | Decomposing cubic bèzier segments for tessellation-free stencil filling |
KR101016075B1 (en) * | 2010-06-04 | 2011-02-17 | 김시용 | Wiper blade |
US8593466B2 (en) * | 2010-06-08 | 2013-11-26 | Intel Corporation | Tile rendering for image processing |
US9053562B1 (en) | 2010-06-24 | 2015-06-09 | Gregory S. Rabin | Two dimensional to three dimensional moving image converter |
US10109103B2 (en) | 2010-06-30 | 2018-10-23 | Barry L. Jenkins | Method of determining occluded ingress and egress routes using nav-cell to nav-cell visibility pre-computation |
US8493404B2 (en) | 2010-08-24 | 2013-07-23 | Qualcomm Incorporated | Pixel rendering on display |
KR101064178B1 (en) * | 2010-08-24 | 2011-09-14 | 한국과학기술원 | System and method for managing buffer cache |
EP3543958B1 (en) * | 2010-09-13 | 2020-11-11 | Barry Lynn Jenkins | System and method of delivering and controlling streaming interactive media comprising predetermined packets of geometric, texture, lighting and other data which are rendered on a receiving device |
KR101719485B1 (en) | 2010-09-20 | 2017-03-27 | 삼성전자주식회사 | Apparatus and method for early fragment discarding in graphic processing unit |
US8811699B2 (en) * | 2010-09-22 | 2014-08-19 | Siemens Aktiengesellschaft | Detection of landmarks and key-frames in cardiac perfusion MRI using a joint spatial-temporal context model |
US9171350B2 (en) | 2010-10-28 | 2015-10-27 | Nvidia Corporation | Adaptive resolution DGPU rendering to provide constant framerate with free IGPU scale up |
US9245047B2 (en) | 2010-12-10 | 2016-01-26 | Wyse Technology L.L.C. | Methods and systems for facilitating a remote desktop session utilizing a remote desktop client common interface |
US9395885B1 (en) | 2010-12-10 | 2016-07-19 | Wyse Technology L.L.C. | Methods and systems for a remote desktop session utilizing HTTP header |
US9535560B1 (en) | 2010-12-10 | 2017-01-03 | Wyse Technology L.L.C. | Methods and systems for facilitating a remote desktop session for a web browser and a remote desktop server |
US9430036B1 (en) * | 2010-12-10 | 2016-08-30 | Wyse Technology L.L.C. | Methods and systems for facilitating accessing and controlling a remote desktop of a remote machine in real time by a windows web browser utilizing HTTP |
US8949726B2 (en) | 2010-12-10 | 2015-02-03 | Wyse Technology L.L.C. | Methods and systems for conducting a remote desktop session via HTML that supports a 2D canvas and dynamic drawing |
US9244912B1 (en) | 2010-12-10 | 2016-01-26 | Wyse Technology L.L.C. | Methods and systems for facilitating a remote desktop redrawing session utilizing HTML |
KR20120065589A (en) * | 2010-12-13 | 2012-06-21 | 삼성전자주식회사 | Apparatus and method for tile binning for low power |
US9477597B2 (en) | 2011-03-25 | 2016-10-25 | Nvidia Corporation | Techniques for different memory depths on different partitions |
US8422770B2 (en) * | 2011-03-30 | 2013-04-16 | Mckesson Financial Holdings | Method, apparatus and computer program product for displaying normalized medical images |
US8701057B2 (en) | 2011-04-11 | 2014-04-15 | Nvidia Corporation | Design, layout, and manufacturing techniques for multivariant integrated circuits |
CN102739998B (en) * | 2011-05-11 | 2017-03-01 | 新奥特(北京)视频技术有限公司 | A kind of implementation method of space transformation in three-dimensional space |
GB2491156B (en) | 2011-05-25 | 2019-08-07 | Advanced Risc Mach Ltd | Processing pipeline control |
AU2011202508B2 (en) | 2011-05-27 | 2013-05-16 | Canon Kabushiki Kaisha | Method, apparatus and system for rendering an object on a page |
US9311433B2 (en) * | 2011-05-27 | 2016-04-12 | Airbus Operations S.L. | Systems and methods for improving the execution of computational algorithms |
US9342817B2 (en) | 2011-07-07 | 2016-05-17 | Sony Interactive Entertainment LLC | Auto-creating groups for sharing photos |
US9652560B1 (en) | 2011-07-18 | 2017-05-16 | Apple Inc. | Non-blocking memory management unit |
US9529712B2 (en) | 2011-07-26 | 2016-12-27 | Nvidia Corporation | Techniques for balancing accesses to memory having different memory types |
US9342322B2 (en) | 2011-09-12 | 2016-05-17 | Microsoft Technology Licensing, Llc | System and method for layering using tile-based renderers |
US9641826B1 (en) | 2011-10-06 | 2017-05-02 | Evans & Sutherland Computer Corporation | System and method for displaying distant 3-D stereo on a dome surface |
US20130106887A1 (en) * | 2011-10-31 | 2013-05-02 | Christopher Tremblay | Texture generation using a transformation matrix |
CN103108197A (en) | 2011-11-14 | 2013-05-15 | 辉达公司 | Priority level compression method and priority level compression system for three-dimensional (3D) video wireless display |
US9633458B2 (en) * | 2012-01-23 | 2017-04-25 | Nvidia Corporation | Method and system for reducing a polygon bounding box |
US9829715B2 (en) | 2012-01-23 | 2017-11-28 | Nvidia Corporation | Eyewear device for transmitting signal and communication method thereof |
US9087409B2 (en) | 2012-03-01 | 2015-07-21 | Qualcomm Incorporated | Techniques for reducing memory access bandwidth in a graphics processing system based on destination alpha values |
US20130235154A1 (en) * | 2012-03-09 | 2013-09-12 | Guy Salton-Morgenstern | Method and apparatus to minimize computations in real time photo realistic rendering |
US8959494B2 (en) * | 2012-03-20 | 2015-02-17 | Massively Parallel Technologies Inc. | Parallelism from functional decomposition |
US9411595B2 (en) | 2012-05-31 | 2016-08-09 | Nvidia Corporation | Multi-threaded transactional memory coherence |
US9148699B2 (en) * | 2012-06-01 | 2015-09-29 | Texas Instruments Incorporated | Optimized algorithm for construction of composite video from a set of discrete video sources |
US9251555B2 (en) | 2012-06-08 | 2016-02-02 | 2236008 Ontario, Inc. | Tiled viewport composition |
JP2014006674A (en) * | 2012-06-22 | 2014-01-16 | Canon Inc | Image processing device, control method of the same and program |
US20140010479A1 (en) * | 2012-07-09 | 2014-01-09 | Samsung Electro-Mechanics Co., Ltd. | Bilinear interpolation circuit for image and method thereof |
US9105250B2 (en) * | 2012-08-03 | 2015-08-11 | Nvidia Corporation | Coverage compaction |
US9323315B2 (en) | 2012-08-15 | 2016-04-26 | Nvidia Corporation | Method and system for automatic clock-gating of a clock grid at a clock source |
US8786889B2 (en) * | 2012-08-29 | 2014-07-22 | Eastman Kodak Company | Method for computing scale for tag insertion |
US8928929B2 (en) * | 2012-08-29 | 2015-01-06 | Eastman Kodak Company | System for generating tag layouts |
US9578224B2 (en) | 2012-09-10 | 2017-02-21 | Nvidia Corporation | System and method for enhanced monoimaging |
US8850371B2 (en) | 2012-09-14 | 2014-09-30 | Nvidia Corporation | Enhanced clock gating in retimed modules |
US9002125B2 (en) | 2012-10-15 | 2015-04-07 | Nvidia Corporation | Z-plane compression with z-plane predictors |
US8941676B2 (en) | 2012-10-26 | 2015-01-27 | Nvidia Corporation | On-chip anti-alias resolve in a cache tiling architecture |
GB201223089D0 (en) | 2012-12-20 | 2013-02-06 | Imagination Tech Ltd | Hidden culling in tile based computer generated graphics |
US9824009B2 (en) | 2012-12-21 | 2017-11-21 | Nvidia Corporation | Information coherency maintenance systems and methods |
US9082212B2 (en) * | 2012-12-21 | 2015-07-14 | Nvidia Corporation | Programmable blending via multiple pixel shader dispatches |
US9251554B2 (en) * | 2012-12-26 | 2016-02-02 | Analog Devices, Inc. | Block-based signal processing |
US10102142B2 (en) | 2012-12-26 | 2018-10-16 | Nvidia Corporation | Virtual address based memory reordering |
US9607407B2 (en) | 2012-12-31 | 2017-03-28 | Nvidia Corporation | Variable-width differential memory compression |
US9591309B2 (en) | 2012-12-31 | 2017-03-07 | Nvidia Corporation | Progressive lossy memory compression |
US9317251B2 (en) | 2012-12-31 | 2016-04-19 | Nvidia Corporation | Efficient correction of normalizer shift amount errors in fused multiply add operations |
DE102013201377A1 (en) * | 2013-01-29 | 2014-07-31 | Bayerische Motoren Werke Aktiengesellschaft | Method and apparatus for processing 3d image data |
US20140225902A1 (en) * | 2013-02-11 | 2014-08-14 | Nvidia Corporation | Image pyramid processor and method of multi-resolution image processing |
KR101529942B1 (en) * | 2013-02-18 | 2015-06-18 | 서경대학교 산학협력단 | Parallel processing rasterizer and parallel processing method for rasterizing |
US9992021B1 (en) | 2013-03-14 | 2018-06-05 | GoTenna, Inc. | System and method for private and point-to-point communication between computing devices |
GB2511817A (en) | 2013-03-14 | 2014-09-17 | Imagination Tech Ltd | Rendering in computer graphics systems |
WO2014152800A1 (en) | 2013-03-14 | 2014-09-25 | Massively Parallel Technologies, Inc. | Project planning and debugging from functional decomposition |
US10169906B2 (en) | 2013-03-29 | 2019-01-01 | Advanced Micro Devices, Inc. | Hybrid render with deferred primitive batch binning |
GB2506706B (en) | 2013-04-02 | 2014-09-03 | Imagination Tech Ltd | Tile-based graphics |
US10008029B2 (en) | 2013-05-31 | 2018-06-26 | Nvidia Corporation | Updating depth related graphics data |
US9710894B2 (en) | 2013-06-04 | 2017-07-18 | Nvidia Corporation | System and method for enhanced multi-sample anti-aliasing |
KR20140142863A (en) * | 2013-06-05 | 2014-12-15 | 한국전자통신연구원 | Apparatus and method for providing graphic editors |
KR101451966B1 (en) * | 2013-06-17 | 2014-10-22 | (주)가비아 | System and method for providing mobile movie rendering |
US9418400B2 (en) | 2013-06-18 | 2016-08-16 | Nvidia Corporation | Method and system for rendering simulated depth-of-field visual effect |
US9177413B2 (en) * | 2013-06-26 | 2015-11-03 | Nvidia Corporation | Unique primitive identifier generation |
US9607574B2 (en) | 2013-08-09 | 2017-03-28 | Apple Inc. | Video data compression format |
US9569385B2 (en) | 2013-09-09 | 2017-02-14 | Nvidia Corporation | Memory transaction ordering |
US9230362B2 (en) | 2013-09-11 | 2016-01-05 | Nvidia Corporation | System, method, and computer program product for using compression with programmable sample locations |
US9230363B2 (en) | 2013-09-11 | 2016-01-05 | Nvidia Corporation | System, method, and computer program product for using compression with programmable sample locations |
US9437040B2 (en) * | 2013-11-15 | 2016-09-06 | Nvidia Corporation | System, method, and computer program product for implementing anti-aliasing operations using a programmable sample pattern table |
US10935788B2 (en) | 2014-01-24 | 2021-03-02 | Nvidia Corporation | Hybrid virtual 3D rendering approach to stereovision |
US9276610B2 (en) * | 2014-01-27 | 2016-03-01 | Tensorcom, Inc. | Method and apparatus of a fully-pipelined layered LDPC decoder |
US20150228106A1 (en) * | 2014-02-13 | 2015-08-13 | Vixs Systems Inc. | Low latency video texture mapping via tight integration of codec engine with 3d graphics engine |
US9710957B2 (en) * | 2014-04-05 | 2017-07-18 | Sony Interactive Entertainment America Llc | Graphics processing enhancement by tracking object and/or primitive identifiers |
CN105100862B (en) * | 2014-04-18 | 2018-04-24 | 阿里巴巴集团控股有限公司 | The display processing method and its system of Grid Mobile |
GB2526598B (en) | 2014-05-29 | 2018-11-28 | Imagination Tech Ltd | Allocation of primitives to primitive blocks |
US9547918B2 (en) * | 2014-05-30 | 2017-01-17 | Intel Corporation | Techniques for deferred decoupled shading |
GB2524120B (en) * | 2014-06-17 | 2016-03-02 | Imagination Tech Ltd | Assigning primitives to tiles in a graphics processing system |
GB2524121B (en) * | 2014-06-17 | 2016-03-02 | Imagination Tech Ltd | Assigning primitives to tiles in a graphics processing system |
US9307249B2 (en) * | 2014-06-20 | 2016-04-05 | Freescale Semiconductor, Inc. | Processing device and method of compressing images |
US9721376B2 (en) * | 2014-06-27 | 2017-08-01 | Samsung Electronics Co., Ltd. | Elimination of minimal use threads via quad merging |
CN104217461B (en) * | 2014-07-10 | 2017-05-10 | 无锡梵天信息技术股份有限公司 | A parallax mapping method based on a depth map to simulate a real-time bump effect |
US9832388B2 (en) | 2014-08-04 | 2017-11-28 | Nvidia Corporation | Deinterleaving interleaved high dynamic range image by using YUV interpolation |
US9569862B2 (en) * | 2014-08-15 | 2017-02-14 | Qualcomm Incorporated | Bandwidth reduction using texture lookup by adaptive shading |
US9665370B2 (en) * | 2014-08-19 | 2017-05-30 | Qualcomm Incorporated | Skipping of data storage |
US10019834B2 (en) | 2014-09-26 | 2018-07-10 | Microsoft Technology Licensing, Llc | Real-time rendering of volumetric models with occlusive and emissive particles |
KR102281180B1 (en) | 2014-11-21 | 2021-07-23 | 삼성전자주식회사 | Image processing apparatus and method |
US9720769B2 (en) * | 2014-12-03 | 2017-08-01 | Sandisk Technologies Llc | Storage parameters for a data storage device |
US10249079B2 (en) * | 2014-12-11 | 2019-04-02 | Intel Corporation | Relaxed sorting in a position-only pipeline |
US10026204B2 (en) | 2015-01-27 | 2018-07-17 | Splunk Inc. | Efficient point-in-polygon indexing technique for processing queries over geographic data sets |
US9836874B2 (en) | 2015-01-27 | 2017-12-05 | Splunk Inc. | Efficient polygon-clipping technique to reduce data transfer requirements for a viewport |
US9607414B2 (en) | 2015-01-27 | 2017-03-28 | Splunk Inc. | Three-dimensional point-in-polygon operation to facilitate displaying three-dimensional structures |
US9916326B2 (en) | 2015-01-27 | 2018-03-13 | Splunk, Inc. | Efficient point-in-polygon indexing technique for facilitating geofencing operations |
US9530237B2 (en) * | 2015-04-02 | 2016-12-27 | Apple Inc. | Interpolation circuitry and techniques for graphics processing |
US10255651B2 (en) | 2015-04-15 | 2019-04-09 | Channel One Holdings Inc. | Methods and systems for generating shaders to emulate a fixed-function graphics pipeline |
US9922449B2 (en) | 2015-06-01 | 2018-03-20 | Intel Corporation | Apparatus and method for dynamic polygon or primitive sorting for improved culling |
US9959665B2 (en) | 2015-07-21 | 2018-05-01 | Qualcomm Incorporated | Zero pixel culling for graphics processing |
KR20170034727A (en) | 2015-09-21 | 2017-03-29 | 삼성전자주식회사 | Shadow information storing method and apparatus, 3d rendering method and apparatus |
US10269154B2 (en) * | 2015-12-21 | 2019-04-23 | Intel Corporation | Rasterization based on partial spans |
KR102521654B1 (en) * | 2016-01-25 | 2023-04-13 | 삼성전자주식회사 | Computing system and method for performing graphics pipeline of tile-based rendering thereof |
US9818051B2 (en) * | 2016-01-29 | 2017-11-14 | Ricoh Company, Ltd. | Rotation and clipping mechanism |
US9906981B2 (en) | 2016-02-25 | 2018-02-27 | Nvidia Corporation | Method and system for dynamic regulation and control of Wi-Fi scans |
CN107180441B (en) * | 2016-03-10 | 2019-04-09 | 腾讯科技(深圳)有限公司 | The method and apparatus for generating eye image |
US11847040B2 (en) | 2016-03-16 | 2023-12-19 | Asg Technologies Group, Inc. | Systems and methods for detecting data alteration from source to target |
US10332290B2 (en) * | 2016-03-21 | 2019-06-25 | Adobe Inc. | Fast, coverage-optimized, resolution-independent and anti-aliased graphics processing |
KR101821124B1 (en) | 2016-04-05 | 2018-01-23 | 한화테크윈 주식회사 | Method and apparatus for playing media stream on web-browser |
US10412130B2 (en) | 2016-04-04 | 2019-09-10 | Hanwha Techwin Co., Ltd. | Method and apparatus for playing media stream on web browser |
US9798672B1 (en) | 2016-04-14 | 2017-10-24 | Macom Connectivity Solutions, Llc | Data managment for cache memory |
EP3249612B1 (en) * | 2016-04-29 | 2023-02-08 | Imagination Technologies Limited | Generation of a control stream for a tile |
GB2553744B (en) | 2016-04-29 | 2018-09-05 | Advanced Risc Mach Ltd | Graphics processing systems |
JP7100624B2 (en) * | 2016-08-29 | 2022-07-13 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | Hybrid rendering with binning and sorting of preferred primitive batches |
US10756785B2 (en) * | 2016-09-29 | 2020-08-25 | Nokia Technologies Oy | Flexible reference signal design |
US10417134B2 (en) * | 2016-11-10 | 2019-09-17 | Oracle International Corporation | Cache memory architecture and policies for accelerating graph algorithms |
US10282889B2 (en) * | 2016-11-29 | 2019-05-07 | Samsung Electronics Co., Ltd. | Vertex attribute compression and decompression in hardware |
KR20180070314A (en) | 2016-12-16 | 2018-06-26 | 삼성전자주식회사 | Graphics processing apparatus and method for processing graphics pipeline thereof |
KR102637736B1 (en) * | 2017-01-04 | 2024-02-19 | 삼성전자주식회사 | Graphics processing method and system |
CA3058421A1 (en) | 2017-03-30 | 2018-10-04 | Magic Leap, Inc. | Centralized rendering |
US10977858B2 (en) | 2017-03-30 | 2021-04-13 | Magic Leap, Inc. | Centralized rendering |
US10157493B2 (en) * | 2017-04-01 | 2018-12-18 | Intel Corporation | Adaptive multisampling based on vertex attributes |
GB2562041B (en) * | 2017-04-28 | 2020-11-25 | Imagination Tech Ltd | Multi-output decoder for texture decompression |
US10521877B2 (en) | 2017-05-23 | 2019-12-31 | Samsung Electronics Co., Ltd | Apparatus and method for speculative buffer reservations with cancellation mechanism |
US10510181B2 (en) * | 2017-06-27 | 2019-12-17 | Samsung Electronics Co., Ltd. | System and method for cache management using a cache status table |
US10969740B2 (en) | 2017-06-27 | 2021-04-06 | Nvidia Corporation | System and method for near-eye light field rendering for wide field of view interactive three-dimensional computer graphics |
CN107463398B (en) | 2017-07-21 | 2018-08-17 | 腾讯科技(深圳)有限公司 | Game rendering intent, device, storage device and terminal |
GB2569844B (en) | 2017-10-20 | 2021-01-06 | Graphcore Ltd | Sending data off-chip |
GB2569271B (en) | 2017-10-20 | 2020-05-13 | Graphcore Ltd | Synchronization with a host processor |
GB2569775B (en) | 2017-10-20 | 2020-02-26 | Graphcore Ltd | Synchronization in a multi-tile, multi-chip processing arrangement |
US10600142B2 (en) * | 2017-11-02 | 2020-03-24 | Advanced Micro Devices, Inc. | Compression and decompression of indices in a graphics pipeline |
US11057500B2 (en) | 2017-11-20 | 2021-07-06 | Asg Technologies Group, Inc. | Publication of applications using server-side virtual screen change capture |
US10699374B2 (en) | 2017-12-05 | 2020-06-30 | Microsoft Technology Licensing, Llc | Lens contribution-based virtual reality display rendering |
GB2569546B (en) * | 2017-12-19 | 2020-10-14 | Sony Interactive Entertainment Inc | Determining pixel values using reference images |
US10877740B2 (en) | 2017-12-29 | 2020-12-29 | Asg Technologies Group, Inc. | Dynamically deploying a component in an application |
US10812611B2 (en) | 2017-12-29 | 2020-10-20 | Asg Technologies Group, Inc. | Platform-independent application publishing to a personalized front-end interface by encapsulating published content into a container |
US11611633B2 (en) | 2017-12-29 | 2023-03-21 | Asg Technologies Group, Inc. | Systems and methods for platform-independent application publishing to a front-end interface |
GB2572617B (en) * | 2018-04-05 | 2021-06-16 | Imagination Tech Ltd | Blending hardware |
US10672182B2 (en) * | 2018-04-19 | 2020-06-02 | Microsoft Technology Licensing, Llc | Compact visibility state for GPUs compatible with hardware instancing |
JP7119081B2 (en) | 2018-05-24 | 2022-08-16 | 株式会社Preferred Networks | Projection data generation device, three-dimensional model, projection data generation method, neural network generation method and program |
GB2575294B8 (en) | 2018-07-04 | 2022-07-20 | Graphcore Ltd | Host Proxy On Gateway |
US10861230B2 (en) * | 2018-08-01 | 2020-12-08 | Nvidia Corporation | System-generated stable barycentric coordinates and direct plane equation access |
CN113170114B (en) * | 2018-09-13 | 2024-03-29 | 弗劳恩霍夫应用研究促进协会 | Affine linear weighted intra prediction |
US11138747B1 (en) * | 2018-11-02 | 2021-10-05 | Facebook Technologies, Llc | Interpolation optimizations for a display engine for post-rendering processing |
GB2579412B (en) | 2018-11-30 | 2020-12-23 | Graphcore Ltd | Gateway pull model |
US10909659B2 (en) | 2018-12-12 | 2021-02-02 | Apical Limited | Super-resolution image processing using a machine learning system |
US11715262B2 (en) * | 2018-12-17 | 2023-08-01 | Advanced Micro Devices, Inc. | Optimizing primitive shaders |
KR102216749B1 (en) * | 2019-03-05 | 2021-02-17 | 네이버웹툰 유한회사 | Method, apparatus and computer program for coloring of a target image |
US10866280B2 (en) | 2019-04-01 | 2020-12-15 | Texas Instruments Incorporated | Scan chain self-testing of lockstep cores on reset |
US11640649B2 (en) * | 2019-06-19 | 2023-05-02 | Samsung Electronics Co., Ltd. | Methods and apparatus for efficient range calculation |
US11488349B2 (en) | 2019-06-28 | 2022-11-01 | Ati Technologies Ulc | Method and apparatus for alpha blending images from different color formats |
US11762634B2 (en) | 2019-06-28 | 2023-09-19 | Asg Technologies Group, Inc. | Systems and methods for seamlessly integrating multiple products by using a common visual modeler |
US10981059B2 (en) * | 2019-07-03 | 2021-04-20 | Sony Interactive Entertainment LLC | Asset aware computing architecture for graphics processing |
EP4004766A4 (en) | 2019-07-30 | 2023-09-20 | Falkonry, Inc. | Fluid and resolution-friendly view of large volumes of time series data |
US11055067B2 (en) | 2019-10-18 | 2021-07-06 | Asg Technologies Group, Inc. | Unified digital automation platform |
US11269660B2 (en) | 2019-10-18 | 2022-03-08 | Asg Technologies Group, Inc. | Methods and systems for integrated development environment editor support with a single code base |
US11886397B2 (en) | 2019-10-18 | 2024-01-30 | Asg Technologies Group, Inc. | Multi-faceted trust system |
US11941137B2 (en) | 2019-10-18 | 2024-03-26 | Asg Technologies Group, Inc. | Use of multi-faceted trust scores for decision making, action triggering, and data analysis and interpretation |
US11755760B2 (en) | 2019-10-18 | 2023-09-12 | Asg Technologies Group, Inc. | Systems and methods for secure policies-based information governance |
US11210821B2 (en) * | 2019-11-27 | 2021-12-28 | Arm Limited | Graphics processing systems |
US11170555B2 (en) | 2019-11-27 | 2021-11-09 | Arm Limited | Graphics processing systems |
US11216993B2 (en) * | 2019-11-27 | 2022-01-04 | Arm Limited | Graphics processing systems |
US11210847B2 (en) | 2019-11-27 | 2021-12-28 | Arm Limited | Graphics processing systems |
US11508110B2 (en) | 2020-02-03 | 2022-11-22 | Sony Interactive Entertainment Inc. | System and method for efficient multi-GPU rendering of geometry by performing geometry analysis before rendering |
US11514549B2 (en) * | 2020-02-03 | 2022-11-29 | Sony Interactive Entertainment Inc. | System and method for efficient multi-GPU rendering of geometry by generating information in one rendering phase for use in another rendering phase |
US11113858B2 (en) * | 2020-02-04 | 2021-09-07 | Inventive Software, LLC | System and method for deep compositing of images in web browsers |
US11321259B2 (en) * | 2020-02-14 | 2022-05-03 | Sony Interactive Entertainment Inc. | Network architecture providing high speed storage access through a PCI express fabric between a compute node and a storage server |
US11132831B1 (en) | 2020-03-02 | 2021-09-28 | Qualcomm Incorporated | Methods and apparatus for efficient multi-view rasterization |
US11243882B2 (en) * | 2020-04-15 | 2022-02-08 | International Business Machines Corporation | In-array linked list identifier pool scheme |
US11250627B2 (en) * | 2020-06-29 | 2022-02-15 | Intel Corporation | Tile sequencing mechanism |
WO2022040574A1 (en) | 2020-08-21 | 2022-02-24 | Beam, Inc. | Integrating overlaid digital content into displayed data via graphics processing circuitry |
WO2022081476A1 (en) | 2020-10-13 | 2022-04-21 | ASG Technologies Group, Inc. dba ASG Technologies | Geolocation-based policy rules |
CN116670723A (en) * | 2020-10-22 | 2023-08-29 | 彩滋公司 | System and method for high quality rendering of composite views of customized products |
US11232628B1 (en) * | 2020-11-10 | 2022-01-25 | Weta Digital Limited | Method for processing image data to provide for soft shadow effects using shadow depth information |
US11481933B1 (en) | 2021-04-08 | 2022-10-25 | Mobeus Industries, Inc. | Determining a change in position of displayed digital content in subsequent frames via graphics processing circuitry |
US11586835B2 (en) | 2021-04-30 | 2023-02-21 | Mobeus Industries, Inc. | Integrating overlaid textual digital content into displayed data via graphics processing circuitry using a frame buffer |
US11601276B2 (en) * | 2021-04-30 | 2023-03-07 | Mobeus Industries, Inc. | Integrating and detecting visual data security token in displayed data via graphics processing circuitry using a frame buffer |
US11682101B2 (en) | 2021-04-30 | 2023-06-20 | Mobeus Industries, Inc. | Overlaying displayed digital content transmitted over a communication network via graphics processing circuitry using a frame buffer |
US11477020B1 (en) | 2021-04-30 | 2022-10-18 | Mobeus Industries, Inc. | Generating a secure random number by determining a change in parameters of digital content in subsequent frames via graphics processing circuitry |
US11483156B1 (en) | 2021-04-30 | 2022-10-25 | Mobeus Industries, Inc. | Integrating digital content into displayed data on an application layer via processing circuitry of a server |
US11475610B1 (en) | 2021-04-30 | 2022-10-18 | Mobeus Industries, Inc. | Controlling interactivity of digital content overlaid onto displayed data via graphics processing circuitry using a frame buffer |
CN113256485B (en) * | 2021-05-21 | 2024-01-30 | 百果园技术(新加坡)有限公司 | Image stretching method, device, electronic equipment and storage medium |
US20220410002A1 (en) * | 2021-06-29 | 2022-12-29 | Bidstack Group PLC | Mesh processing for viewability testing |
US11562153B1 (en) | 2021-07-16 | 2023-01-24 | Mobeus Industries, Inc. | Systems and methods for recognizability of objects in a multi-layer display |
US20230334736A1 (en) * | 2022-04-15 | 2023-10-19 | Meta Platforms Technologies, Llc | Rasterization Optimization for Analytic Anti-Aliasing |
CN114529705B (en) * | 2022-04-22 | 2022-07-19 | 山东捷瑞数字科技股份有限公司 | Interface layout processing method of three-dimensional engine editor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5684939A (en) * | 1993-07-09 | 1997-11-04 | Silicon Graphics, Inc. | Antialiased imaging with improved pixel supersampling |
US5854631A (en) * | 1995-11-22 | 1998-12-29 | Silicon Graphics, Inc. | System and method for merging pixel fragments based on depth range values |
Family Cites Families (130)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2353185A1 (en) | 1976-04-09 | 1977-12-23 | Thomson Csf | RAPID CORRELATOR DEVICE, AND SYSTEM FOR PROCESSING THE SIGNALS OF A RECEIVER INCLUDING SUCH A DEVICE |
FR2481489A1 (en) | 1980-04-25 | 1981-10-30 | Thomson Csf | BIDIMENSIONAL CORRELATOR DEVICE |
US4484346A (en) | 1980-08-15 | 1984-11-20 | Sternberg Stanley R | Neighborhood transformation logic circuitry for an image analyzer system |
US4559618A (en) | 1982-09-13 | 1985-12-17 | Data General Corp. | Content-addressable memory module with associative clear |
US4783829A (en) | 1983-02-23 | 1988-11-08 | Hitachi, Ltd. | Pattern recognition apparatus |
US4581760A (en) | 1983-04-27 | 1986-04-08 | Fingermatrix, Inc. | Fingerprint verification method |
US4670858A (en) | 1983-06-07 | 1987-06-02 | Tektronix, Inc. | High storage capacity associative memory |
US4594673A (en) | 1983-06-28 | 1986-06-10 | Gti Corporation | Hidden surface processor |
US4532606A (en) | 1983-07-14 | 1985-07-30 | Burroughs Corporation | Content addressable memory cell with shift capability |
US4564952A (en) | 1983-12-08 | 1986-01-14 | At&T Bell Laboratories | Compensation of filter symbol interference by adaptive estimation of received symbol sequences |
US4694404A (en) | 1984-01-12 | 1987-09-15 | Key Bank N.A. | High-speed image generation of complex solid objects using octree encoding |
US4794559A (en) | 1984-07-05 | 1988-12-27 | American Telephone And Telegraph Company, At&T Bell Laboratories | Content addressable semiconductor memory arrays |
US4622653A (en) | 1984-10-29 | 1986-11-11 | Texas Instruments Incorporated | Block associative memory |
US4669054A (en) | 1985-05-03 | 1987-05-26 | General Dynamics, Pomona Division | Device and method for optically correlating a pair of images |
SE445154B (en) | 1985-07-08 | 1986-06-02 | Ibm Svenska Ab | METHOD OF REMOVING HIDDEN LINES |
US4695973A (en) | 1985-10-22 | 1987-09-22 | The United States Of America As Represented By The Secretary Of The Air Force | Real-time programmable optical correlator |
US4758982A (en) | 1986-01-08 | 1988-07-19 | Advanced Micro Devices, Inc. | Quasi content addressable memory |
US4890242A (en) | 1986-06-05 | 1989-12-26 | Xox Corporation | Solid-modeling system using topology directed subdivision for determination of surface intersections |
US5067162A (en) | 1986-06-30 | 1991-11-19 | Identix Incorporated | Method and apparatus for verifying identity using image correlation |
US4998286A (en) | 1987-02-13 | 1991-03-05 | Olympus Optical Co., Ltd. | Correlation operational apparatus for multi-dimensional images |
US4825391A (en) | 1987-07-20 | 1989-04-25 | General Electric Company | Depth buffer priority processing for real time computer image generating systems |
US5146592A (en) | 1987-09-14 | 1992-09-08 | Visual Information Technologies, Inc. | High speed image processing computer with overlapping windows-div |
US5129060A (en) | 1987-09-14 | 1992-07-07 | Visual Information Technologies, Inc. | High speed image processing computer |
US4841467A (en) | 1987-10-05 | 1989-06-20 | General Electric Company | Architecture to implement floating point multiply/accumulate operations |
GB2215623B (en) | 1987-10-23 | 1991-07-31 | Rotation Limited | Apparatus for playing a game for one or more players and to games played with the apparatus |
US4945500A (en) | 1987-11-04 | 1990-07-31 | Schlumberger Technologies, Inc. | Triangle processor for 3-D graphics display system |
US4888712A (en) | 1987-11-04 | 1989-12-19 | Schlumberger Systems, Inc. | Guardband clipping method and apparatus for 3-D graphics display system |
FR2625345A1 (en) | 1987-12-24 | 1989-06-30 | Thomson Cgr | THREE-DIMENSIONAL VIEWING METHOD OF NUMERICALLY ENCODED OBJECTS IN TREE FORM AND DEVICE FOR IMPLEMENTING THE SAME |
DE68918724T2 (en) | 1988-02-17 | 1995-05-24 | Nippon Denso Co | Fingerprint verification process using multiple correlation decision levels and successive decision levels. |
US4888583A (en) | 1988-03-14 | 1989-12-19 | Ligocki Terry J | Method and apparatus for rendering an image from data arranged in a constructive solid geometry format |
GB2223384B (en) | 1988-07-14 | 1992-05-06 | Daikin Ind Ltd | Method and apparatus for applying shadowing operation to figures to be drawn for displaying on crt-display |
US5133052A (en) | 1988-08-04 | 1992-07-21 | Xerox Corporation | Interactive graphical search and replace utility for computer-resident synthetic graphic image editors |
US4996666A (en) | 1988-08-12 | 1991-02-26 | Duluk Jr Jerome F | Content-addressable memory system capable of fully parallel magnitude comparisons |
GB8828342D0 (en) | 1988-12-05 | 1989-01-05 | Rediffusion Simulation Ltd | Image generator |
US4970636A (en) | 1989-01-23 | 1990-11-13 | Honeywell Inc. | Memory interface controller |
FR2646046B1 (en) | 1989-04-18 | 1995-08-25 | France Etat | METHOD AND DEVICE FOR COMPRESSING IMAGE DATA BY MATHEMATICAL TRANSFORMATION WITH REDUCED COST OF IMPLEMENTATION, IN PARTICULAR FOR TRANSMISSION AT REDUCED THROUGHPUT OF IMAGE SEQUENCES |
JPH0776991B2 (en) | 1989-10-24 | 1995-08-16 | インターナショナル・ビジネス・マシーンズ・コーポレーション | NURBS data conversion method and apparatus |
US5245700A (en) | 1989-11-21 | 1993-09-14 | International Business Machines Corporation | Adjustment of z-buffer values for lines on the surface of a polygon |
JPH03166601A (en) | 1989-11-27 | 1991-07-18 | Hitachi Ltd | Symbolizing device and process controller and control supporting device using the symbolizing device |
US5129051A (en) | 1990-03-16 | 1992-07-07 | Hewlett-Packard Company | Decomposition of arbitrary polygons into trapezoids |
US5123085A (en) | 1990-03-19 | 1992-06-16 | Sun Microsystems, Inc. | Method and apparatus for rendering anti-aliased polygons |
US5128888A (en) | 1990-04-02 | 1992-07-07 | Advanced Micro Devices, Inc. | Arithmetic unit having multiple accumulators |
GB9009127D0 (en) | 1990-04-24 | 1990-06-20 | Rediffusion Simulation Ltd | Image generator |
US5369734A (en) | 1990-05-18 | 1994-11-29 | Kabushiki Kaisha Toshiba | Method for processing and displaying hidden-line graphic images |
DE69122557T2 (en) | 1990-06-29 | 1997-04-24 | Philips Electronics Nv | Imaging |
JPH0475183A (en) | 1990-07-17 | 1992-03-10 | Mitsubishi Electric Corp | Correlativity detector for image |
US5054090A (en) | 1990-07-20 | 1991-10-01 | Knight Arnold W | Fingerprint correlation system with parallel FIFO processor |
US5050220A (en) | 1990-07-24 | 1991-09-17 | The United States Of America As Represented By The Secretary Of The Navy | Optical fingerprint correlator |
JPH07120435B2 (en) | 1990-12-06 | 1995-12-20 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Method and system for initializing and updating high-speed Z buffer |
FR2670923A1 (en) | 1990-12-21 | 1992-06-26 | Philips Lab Electronique | CORRELATION DEVICE. |
JPH07122908B2 (en) | 1991-03-12 | 1995-12-25 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Apparatus and method for generating displayable information representing a three-dimensional solid object |
US5289567A (en) | 1991-04-01 | 1994-02-22 | Digital Equipment Corporation | Computer apparatus and method for finite element identification in interactive modeling |
US5293467A (en) | 1991-04-03 | 1994-03-08 | Buchner Gregory C | Method for resolving priority between a calligraphically-displayed point feature and both raster-displayed faces and other calligraphically-displayed point features in a CIG system |
US5315537A (en) | 1991-04-08 | 1994-05-24 | Blacker Teddy D | Automated quadrilateral surface discretization method and apparatus usable to generate mesh in a finite element analysis system |
US5263136A (en) | 1991-04-30 | 1993-11-16 | Optigraphics Corporation | System for managing tiled images using multiple resolutions |
US5347619A (en) | 1991-04-30 | 1994-09-13 | International Business Machines Corporation | Nonconvex polygon identifier |
US5299139A (en) | 1991-06-21 | 1994-03-29 | Cadence Design Systems, Inc. | Short locator method |
US5493644A (en) | 1991-07-11 | 1996-02-20 | Hewlett-Packard Company | Polygon span interpolator with main memory Z buffer |
US5295235A (en) | 1992-02-14 | 1994-03-15 | Steve Newman | Polygon engine for updating computer graphic display employing compressed bit map data |
US5319743A (en) | 1992-04-02 | 1994-06-07 | Digital Equipment Corporation | Intelligent and compact bucketing method for region queries in two-dimensional space |
WO1993023816A1 (en) | 1992-05-18 | 1993-11-25 | Silicon Engines Inc. | System and method for cross correlation with application to video motion vector estimation |
US5669010A (en) | 1992-05-18 | 1997-09-16 | Silicon Engines | Cascaded two-stage computational SIMD engine having multi-port memory and multiple arithmetic units |
US5621866A (en) | 1992-07-24 | 1997-04-15 | Fujitsu Limited | Image processing apparatus having improved frame buffer with Z buffer and SAM port |
US5455900A (en) | 1992-10-20 | 1995-10-03 | Ricoh Company, Ltd. | Image processing apparatus |
US5388206A (en) | 1992-11-13 | 1995-02-07 | The University Of North Carolina | Architecture and apparatus for image generation |
TW241196B (en) | 1993-01-15 | 1995-02-21 | Du Pont | |
JP3240447B2 (en) | 1993-02-19 | 2001-12-17 | 株式会社リコー | Image processing device |
US5574835A (en) | 1993-04-06 | 1996-11-12 | Silicon Engines, Inc. | Bounding box and projections detection of hidden polygons in three-dimensional spatial databases |
US5509110A (en) | 1993-04-26 | 1996-04-16 | Loral Aerospace Corporation | Method for tree-structured hierarchical occlusion in image generators |
US6167143A (en) * | 1993-05-03 | 2000-12-26 | U.S. Philips Corporation | Monitoring system |
US5579455A (en) | 1993-07-30 | 1996-11-26 | Apple Computer, Inc. | Rendering of 3D scenes on a display using hierarchical z-buffer visibility |
GB9316214D0 (en) * | 1993-08-05 | 1993-09-22 | Philips Electronics Uk Ltd | Image processing |
JPH07182537A (en) | 1993-12-21 | 1995-07-21 | Toshiba Corp | Device and method for plotting graphic |
US5699497A (en) | 1994-02-17 | 1997-12-16 | Evans & Sutherland Computer Corporation | Rendering global macro texture, for producing a dynamic image, as on computer generated terrain, seen from a moving viewpoint |
US5778245A (en) | 1994-03-01 | 1998-07-07 | Intel Corporation | Method and apparatus for dynamic allocation of multiple buffers in a processor |
US5623628A (en) | 1994-03-02 | 1997-04-22 | Intel Corporation | Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue |
US5546194A (en) * | 1994-03-23 | 1996-08-13 | Videofaxx, Inc. | Method and apparatus for converting a video image format to a group III fax format |
US5596686A (en) * | 1994-04-21 | 1997-01-21 | Silicon Engines, Inc. | Method and apparatus for simultaneous parallel query graphics rendering Z-coordinate buffer |
US5544306A (en) | 1994-05-03 | 1996-08-06 | Sun Microsystems, Inc. | Flexible dram access in a frame buffer memory and system |
JPH0855239A (en) * | 1994-07-21 | 1996-02-27 | Internatl Business Mach Corp <Ibm> | Method and apparatus for judgment of visibility of graphicalobject |
US5572634A (en) | 1994-10-26 | 1996-11-05 | Silicon Engines, Inc. | Method and apparatus for spatial simulation acceleration |
JPH08127167A (en) * | 1994-11-01 | 1996-05-21 | Arutetsuku Kk | Apparatus and method for detecting end of rolled sheet |
US5594854A (en) | 1995-03-24 | 1997-01-14 | 3Dlabs Inc. Ltd. | Graphics subsystem with coarse subpixel correction |
US5798770A (en) | 1995-03-24 | 1998-08-25 | 3Dlabs Inc. Ltd. | Graphics rendering system with reconfigurable pipeline sequence |
US5710876A (en) | 1995-05-25 | 1998-01-20 | Silicon Graphics, Inc. | Computer graphics system for rendering images using full spectral illumination data |
JPH08329276A (en) | 1995-06-01 | 1996-12-13 | Ricoh Co Ltd | Three-dimensional graphic processor |
WO1997005576A1 (en) * | 1995-07-26 | 1997-02-13 | Silicon Engines, Inc. | Method and apparatus for span and subspan sorting rendering system |
US5841447A (en) | 1995-08-02 | 1998-11-24 | Evans & Sutherland Computer Corporation | System and method for improving pixel update performance |
AU6766096A (en) * | 1995-08-04 | 1997-03-05 | Microsoft Corporation | Method and system for rendering graphical objects to image chunks and combining image layers into a display image |
US5977977A (en) | 1995-08-04 | 1999-11-02 | Microsoft Corporation | Method and system for multi-pass rendering |
US5864342A (en) | 1995-08-04 | 1999-01-26 | Microsoft Corporation | Method and system for rendering graphical objects to image chunks |
US5949428A (en) | 1995-08-04 | 1999-09-07 | Microsoft Corporation | Method and apparatus for resolving pixel data in a graphics rendering system |
US5990904A (en) | 1995-08-04 | 1999-11-23 | Microsoft Corporation | Method and system for merging pixel fragments in a graphics rendering system |
US5767859A (en) | 1995-09-28 | 1998-06-16 | Hewlett-Packard Company | Method and apparatus for clipping non-planar polygons |
JP2882465B2 (en) * | 1995-12-25 | 1999-04-12 | 日本電気株式会社 | Image generation method and apparatus |
US5574836A (en) | 1996-01-22 | 1996-11-12 | Broemmelsiek; Raymond M. | Interactive display apparatus and method with viewer position compensation |
US5850225A (en) | 1996-01-24 | 1998-12-15 | Evans & Sutherland Computer Corp. | Image mapping system and process using panel shear transforms |
US6046746A (en) * | 1996-07-01 | 2000-04-04 | Sun Microsystems, Inc. | Method and apparatus implementing high resolution rendition of Z-buffered primitives |
US5751291A (en) * | 1996-07-26 | 1998-05-12 | Hewlett-Packard Company | System and method for accelerated occlusion culling |
US5767589A (en) | 1996-09-03 | 1998-06-16 | Maximum Products Inc. | Lighting control circuit for vehicle brake light/tail light/indicator light assembly |
US5860158A (en) | 1996-11-15 | 1999-01-12 | Samsung Electronics Company, Ltd. | Cache control unit with a cache request transaction-oriented protocol |
US6167486A (en) | 1996-11-18 | 2000-12-26 | Nec Electronics, Inc. | Parallel access virtual channel memory system with cacheable channels |
US5936629A (en) | 1996-11-20 | 1999-08-10 | International Business Machines Corporation | Accelerated single source 3D lighting mechanism |
US6111582A (en) * | 1996-12-20 | 2000-08-29 | Jenkins; Barry L. | System and method of image generation and encoding using primitive reprojection |
US6697063B1 (en) * | 1997-01-03 | 2004-02-24 | Nvidia U.S. Investment Company | Rendering pipeline |
US5852451A (en) | 1997-01-09 | 1998-12-22 | S3 Incorporation | Pixel reordering for improved texture mapping |
US5949424A (en) * | 1997-02-28 | 1999-09-07 | Silicon Graphics, Inc. | Method, system, and computer program product for bump mapping in tangent space |
US5880736A (en) | 1997-02-28 | 1999-03-09 | Silicon Graphics, Inc. | Method system and computer program product for shading |
US6259452B1 (en) | 1997-04-14 | 2001-07-10 | Massachusetts Institute Of Technology | Image drawing system and method with real-time occlusion culling |
US6084591A (en) * | 1997-04-29 | 2000-07-04 | Ati Technologies, Inc. | Method and apparatus for deferred video rendering |
US5889997A (en) | 1997-05-30 | 1999-03-30 | Hewlett-Packard Company | Assembler system and method for a geometry accelerator |
US5920326A (en) | 1997-05-30 | 1999-07-06 | Hewlett Packard Company | Caching and coherency control of multiple geometry accelerators in a computer graphics system |
US6002412A (en) | 1997-05-30 | 1999-12-14 | Hewlett-Packard Co. | Increased performance of graphics memory using page sorting fifos |
US6118452A (en) | 1997-08-05 | 2000-09-12 | Hewlett-Packard Company | Fragment visibility pretest system and methodology for improved performance of a graphics system |
US6002410A (en) | 1997-08-25 | 1999-12-14 | Chromatic Research, Inc. | Reconfigurable texture cache |
US6128000A (en) | 1997-10-15 | 2000-10-03 | Compaq Computer Corporation | Full-scene antialiasing using improved supersampling techniques |
US6204859B1 (en) | 1997-10-15 | 2001-03-20 | Digital Equipment Corporation | Method and apparatus for compositing colors of images with memory constraints for storing pixel data |
JPH11161819A (en) * | 1997-11-27 | 1999-06-18 | Sega Enterp Ltd | Image processor, its method and recording medium recording image processing program |
US6201540B1 (en) * | 1998-01-07 | 2001-03-13 | Microsoft Corporation | Graphical interface components for in-dash automotive accessories |
US6259460B1 (en) | 1998-03-26 | 2001-07-10 | Silicon Graphics, Inc. | Method for efficient handling of texture cache misses by recirculation |
US6246415B1 (en) | 1998-04-30 | 2001-06-12 | Silicon Graphics, Inc. | Method and apparatus for culling polygons |
US6243744B1 (en) * | 1998-05-26 | 2001-06-05 | Compaq Computer Corporation | Computer network cluster generation indicator |
US6650327B1 (en) * | 1998-06-16 | 2003-11-18 | Silicon Graphics, Inc. | Display system having floating point rasterization and floating point framebuffering |
US6216004B1 (en) * | 1998-06-23 | 2001-04-10 | Qualcomm Incorporated | Cellular communication system with common channel soft handoff and associated method |
US6263493B1 (en) * | 1998-07-08 | 2001-07-17 | International Business Machines Corporation | Method and system for controlling the generation of program statements |
US6771264B1 (en) * | 1998-08-20 | 2004-08-03 | Apple Computer, Inc. | Method and apparatus for performing tangent space lighting and bump mapping in a deferred shading graphics processor |
US6577317B1 (en) * | 1998-08-20 | 2003-06-10 | Apple Computer, Inc. | Apparatus and method for geometry operations in a 3D-graphics pipeline |
US6476807B1 (en) * | 1998-08-20 | 2002-11-05 | Apple Computer, Inc. | Method and apparatus for performing conservative hidden surface removal in a graphics processor with deferred shading |
US6275235B1 (en) * | 1998-12-21 | 2001-08-14 | Silicon Graphics, Inc. | High precision texture wrapping method and device |
US6228730B1 (en) * | 1999-04-28 | 2001-05-08 | United Microelectronics Corp. | Method of fabricating field effect transistor |
-
1998
- 1998-12-17 US US09/213,990 patent/US6771264B1/en not_active Expired - Lifetime
-
1999
- 1999-08-20 US US09/372,137 patent/US6614444B1/en not_active Expired - Lifetime
- 1999-08-20 US US09/378,637 patent/US6597363B1/en not_active Expired - Lifetime
- 1999-08-20 WO PCT/US1999/019241 patent/WO2000011604A2/en active Application Filing
- 1999-08-20 KR KR10-2001-7002201A patent/KR100485241B1/en not_active IP Right Cessation
- 1999-08-20 WO PCT/US1999/019190 patent/WO2000011613A2/en active Application Filing
- 1999-08-20 AU AU56875/99A patent/AU5687599A/en not_active Abandoned
- 1999-08-20 WO PCT/US1999/019363 patent/WO2000011605A2/en active Application Filing
- 1999-08-20 WO PCT/US1999/019036 patent/WO2000011614A2/en active Application Filing
- 1999-08-20 AU AU56878/99A patent/AU5687899A/en not_active Abandoned
- 1999-08-20 EP EP99943867A patent/EP1105844A1/en not_active Withdrawn
- 1999-08-20 AU AU56904/99A patent/AU5690499A/en not_active Abandoned
- 1999-08-20 AU AU57797/99A patent/AU5779799A/en not_active Abandoned
- 1999-08-20 JP JP2000582972A patent/JP3657519B2/en not_active Expired - Lifetime
- 1999-08-20 EP EP99945112A patent/EP1138023A4/en not_active Withdrawn
- 1999-08-20 AU AU57825/99A patent/AU5782599A/en not_active Abandoned
- 1999-08-20 WO PCT/US1999/018971 patent/WO2000030040A1/en active IP Right Grant
- 1999-08-20 KR KR10-2001-7002171A patent/KR100478767B1/en not_active IP Right Cessation
- 1999-08-20 AU AU55765/99A patent/AU5576599A/en not_active Abandoned
- 1999-08-20 US US09/377,503 patent/US6717576B1/en not_active Expired - Lifetime
- 1999-08-20 WO PCT/US1999/019254 patent/WO2000019377A1/en active IP Right Grant
- 1999-08-20 JP JP2000572802A patent/JP3657518B2/en not_active Expired - Lifetime
-
2003
- 2003-06-09 US US10/458,493 patent/US7167181B2/en not_active Expired - Lifetime
-
2004
- 2004-03-16 JP JP2004136902A patent/JP4516350B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5684939A (en) * | 1993-07-09 | 1997-11-04 | Silicon Graphics, Inc. | Antialiased imaging with improved pixel supersampling |
US5854631A (en) * | 1995-11-22 | 1998-12-29 | Silicon Graphics, Inc. | System and method for merging pixel fragments based on depth range values |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7023437B1 (en) | 1998-07-22 | 2006-04-04 | Nvidia Corporation | System and method for accelerating graphics processing using a post-geometry data stream during multiple-pass rendering |
US7170513B1 (en) | 1998-07-22 | 2007-01-30 | Nvidia Corporation | System and method for display list occlusion branching |
US7209140B1 (en) | 1999-12-06 | 2007-04-24 | Nvidia Corporation | System, method and article of manufacture for a programmable vertex processing model with instruction set |
US6844880B1 (en) | 1999-12-06 | 2005-01-18 | Nvidia Corporation | System, method and computer program product for an improved programmable vertex processing model with instruction set |
US6870540B1 (en) * | 1999-12-06 | 2005-03-22 | Nvidia Corporation | System, method and computer program product for a programmable pixel processing model with instruction set |
US7002588B1 (en) | 1999-12-06 | 2006-02-21 | Nvidia Corporation | System, method and computer program product for branching during programmable vertex processing |
US6664963B1 (en) | 2000-05-31 | 2003-12-16 | Nvidia Corporation | System, method and computer program product for programmable shading using pixel shaders |
US6690372B2 (en) | 2000-05-31 | 2004-02-10 | Nvidia Corporation | System, method and article of manufacture for shadow mapping |
US6734861B1 (en) | 2000-05-31 | 2004-05-11 | Nvidia Corporation | System, method and article of manufacture for an interlock module in a computer graphics processing pipeline |
US6532013B1 (en) | 2000-05-31 | 2003-03-11 | Nvidia Corporation | System, method and article of manufacture for pixel shaders for programmable shading |
US7068272B1 (en) | 2000-05-31 | 2006-06-27 | Nvidia Corporation | System, method and article of manufacture for Z-value and stencil culling prior to rendering in a computer graphics processing pipeline |
US6778181B1 (en) | 2000-12-07 | 2004-08-17 | Nvidia Corporation | Graphics processing system having a virtual texturing array |
US7162716B2 (en) | 2001-06-08 | 2007-01-09 | Nvidia Corporation | Software emulator for optimizing application-programmable vertex processing |
US6697064B1 (en) | 2001-06-08 | 2004-02-24 | Nvidia Corporation | System, method and computer program product for matrix tracking during vertex processing in a graphics pipeline |
US7456838B1 (en) | 2001-06-08 | 2008-11-25 | Nvidia Corporation | System and method for converting a vertex program to a binary format capable of being executed by a hardware graphics pipeline |
US7006101B1 (en) | 2001-06-08 | 2006-02-28 | Nvidia Corporation | Graphics API with branching capabilities |
US6982718B2 (en) | 2001-06-08 | 2006-01-03 | Nvidia Corporation | System, method and computer program product for programmable fragment processing in a graphics pipeline |
US7286133B2 (en) | 2001-06-08 | 2007-10-23 | Nvidia Corporation | System, method and computer program product for programmable fragment processing |
US6704025B1 (en) | 2001-08-31 | 2004-03-09 | Nvidia Corporation | System and method for dual-depth shadow-mapping |
US7009615B1 (en) | 2001-11-30 | 2006-03-07 | Nvidia Corporation | Floating point buffer system and method for use during programmable fragment processing in a graphics pipeline |
US7009605B2 (en) | 2002-03-20 | 2006-03-07 | Nvidia Corporation | System, method and computer program product for generating a shader program |
US8106904B2 (en) | 2002-03-20 | 2012-01-31 | Nvidia Corporation | Shader program generation system and method |
WO2007026244A1 (en) * | 2005-08-31 | 2007-03-08 | Ati Technologies, Inc. | Methods and apparatus for retrieving and combining samples of graphics information |
US7551177B2 (en) | 2005-08-31 | 2009-06-23 | Ati Technologies, Inc. | Methods and apparatus for retrieving and combining samples of graphics information |
US9965886B2 (en) | 2006-12-04 | 2018-05-08 | Arm Norway As | Method of and apparatus for processing graphics |
WO2008086049A1 (en) * | 2007-01-05 | 2008-07-17 | Qualcomm Incorporated | Rendering 3d video images on a stereo-enabled display |
US7982733B2 (en) | 2007-01-05 | 2011-07-19 | Qualcomm Incorporated | Rendering 3D video images on a stereo-enabled display |
FR2917211A1 (en) * | 2007-06-08 | 2008-12-12 | St Microelectronics Sa | METHOD AND DEVICE FOR GENERATING GRAPHICS |
US9129447B2 (en) | 2007-06-08 | 2015-09-08 | Stmicroelectronics (Grenoble 2) Sas | Method and device for generating graphic images |
US8681168B2 (en) | 2009-01-15 | 2014-03-25 | Arm Limited | Methods of and apparatus for processing graphics |
US9317948B2 (en) | 2012-11-16 | 2016-04-19 | Arm Limited | Method of and apparatus for processing graphics |
US10204391B2 (en) | 2013-06-04 | 2019-02-12 | Arm Limited | Method of and apparatus for processing graphics |
WO2023201104A1 (en) * | 2022-04-15 | 2023-10-19 | Meta Platforms Technologies, Llc | Destination update for blending modes in a graphics pipeline |
US11882295B2 (en) | 2022-04-15 | 2024-01-23 | Meta Platforms Technologies, Llc | Low-power high throughput hardware decoder with random block access |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6614444B1 (en) | Apparatus and method for fragment operations in a 3D-graphics pipeline | |
US6664959B2 (en) | Method and apparatus for culling in a graphics processor with deferred shading | |
US6577317B1 (en) | Apparatus and method for geometry operations in a 3D-graphics pipeline | |
US5977977A (en) | Method and system for multi-pass rendering | |
US5870097A (en) | Method and system for improving shadowing in a graphics rendering system | |
US7170515B1 (en) | Rendering pipeline | |
US6697063B1 (en) | Rendering pipeline | |
US5886701A (en) | Graphics rendering device and method for operating same | |
US5949428A (en) | Method and apparatus for resolving pixel data in a graphics rendering system | |
US5867166A (en) | Method and system for generating images using Gsprites | |
US5864342A (en) | Method and system for rendering graphical objects to image chunks | |
US6999087B2 (en) | Dynamically adjusting sample density in a graphics system | |
US5990904A (en) | Method and system for merging pixel fragments in a graphics rendering system | |
US6975322B2 (en) | Dynamically adjusting a number of rendering passes in a graphics system | |
US6396502B1 (en) | System and method for implementing accumulation buffer operations in texture mapping hardware | |
GB2343601A (en) | Shading and texturing 3-dimensional computer generated images | |
EP1345168B1 (en) | Dynamically adjusting sample density and/or number of rendering passes in a graphics system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: B1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: B1 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
B | Later publication of amended claims | ||
AK | Designated states |
Kind code of ref document: C2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 63-84, DESCRIPTION, REPLACED BY NEW PAGES 63-84; PAGES 1/12-12/12, DRAWINGS, REPLACED BY NEW PAGES 1/12-12/12; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase |