WO2000013231A1 - Isolated interconnect studs and method for forming the same - Google Patents
Isolated interconnect studs and method for forming the same Download PDFInfo
- Publication number
- WO2000013231A1 WO2000013231A1 PCT/US1999/020037 US9920037W WO0013231A1 WO 2000013231 A1 WO2000013231 A1 WO 2000013231A1 US 9920037 W US9920037 W US 9920037W WO 0013231 A1 WO0013231 A1 WO 0013231A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- stud
- semiconductor
- interconnect line
- interconnect
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the planarization of a semiconductor architecture continues to be critical to the successful formation of its topographical features, such as trench isolation and one or more layers of interconnects.
- the material used to form the interconnects is deposited in a non-selective manner onto the substrate in a blanket deposition and then is selectively etched to form the conductor pattern. Prior to being etched, the material used to form the interconnect is first masked with a photoresist material. When a photoresist layer is formed on a layer of interconnect material from which an interconnect stud is to be formed, it is essential that the photoresist layer be formed so that the resultant interconnect studs are properly formed and positioned in the desired trenches.
- Misalignment of the photoresist layer results in studs being partially formed in the desired trench, being malformed and/or being misaligned.
- the semiconductor part being formed is rendered useless and must be discarded.
- a layer of a dielectric material is typically formed over the interconnect lines to insulate the interconnect lines from the stud.
- the layer of dielectric material is formed, prior to the interconnect stud being formed, in the trench between the word lines to insulate the word lines from the interconnect stud.
- This layer of dielectric material is commonly referred to as a "spacer.” Spacers are typically formed from materials compatible with a silicon process, such as SiO 2 and Si 3 N 4 . Once the spacer is formed on the walls of a trench, the width of the trench narrows.
- the narrowed trench causes the contact area for the subsequently formed interconnect stud to be smaller and causes the subsequently formed interconnect stud to also be narrower than it would be if no spacer were formed in the trench.
- Narrow interconnect studs make it difficult to form electrical connections with the studs when subsequent layers of the integrated circuit are formed. To combat this problem, prior art interconnect studs are formed so that a portion of the stud extends above the surface of the adjacent interconnect line or other semiconductor structure.
- a prior art semiconductor device 150 is shown in Fig. 8.
- a stud 152 is formed in a trench 154 between a pair of interconnect lines 156.
- the stud 152 has a head 158 and a body 160.
- a pair of spacers 162 is formed on the sidewalls of the interconnect lines 156.
- the trench 154 has a width of W ⁇ and each spacer 162 has a width of W s .
- the body 160 of the stud 152 has a width of W ⁇ - 2W S , assuming that each spacer 162 has the same width.
- the trench 154 is narrowed by two times the width of the spacer 162 and subsequently so is the width of the body 160 of the stud 152.
- the stud 152 is formed so that its head 158 extends above the surface of the semiconductor device 150 and so that its head 158 has a width which exceeds the dimensions of the trench 154.
- the likelihood of the stud 152 coming into contact with another area of electrical activity on the semiconductor device 150 is increased.
- the present invention offers a solution to the current needs in the art by providing a method for forming interconnect studs without the use of a masking step.
- the present invention provides a method for more quickly and more accurately manufacturing semiconductor parts.
- the present invention also provides a method by which interconnect studs can be formed so that they are isolated from other areas of electrical activity on the surface of the semiconductor substrate.
- the present invention also provides a method for forming interconnect studs having broad contact surfaces in trenches insulated with a spacer material.
- One aspect of the present invention is directed to a method for isolating interconnect studs.
- the method comprises the steps of: providing a semiconductor device including a first semiconductor structure having an upper surface and a second semiconductor structure having an upper surface, the first semiconductor structure having a sidewall and the second semiconductor structure having a sidewall, the sidewalls of the semiconductor structures defining a trench therebetween; forming a layer of a spacer material on the first semiconductor structure and the second semiconductor structure including the respective sidewalls thereof; etching the layer of spacer material to remove the layer of spacer material from the upper surfaces of the semiconductor structures and to cause the layer of spacer material to become recessed along the sidewalls of the first semiconductor structure and the second semiconductor structure; forming a layer of a conductive material in the trench; and etching the layer of conductive material to form a stud of the conductive material in the trench such that a top surface of the stud extends no higher than coplanar with the respective surfaces of the semiconductor structures to electrically isolate the stud from areas of electrical activity
- the first and second semiconductor structures each include at least a conductive layer formed over the semiconductor substrate and an insulative layer formed on the conductive layer.
- the step of etching the conductive material to form a stud includes the step of monitoring a concentration of an etchant gas to determine the endpoint of the etching step. If the concentration of the etchant is monitored, the step of monitoring the concentration of the etchant gas includes the step of discontinuing the etching after the concentration of the etchant gas increases from a first substantially constant concentration to a second substantially constant concentration. Desirably, the concentration of the etchant gas is monitored by optical emission spectrometry. Alternatively, the step of etching the conductive material to form a stud includes the step of monitoring a concentration of a product gas to determine the endpoint of the etching step.
- the step of monitoring the concentration of the product gas includes the step of discontinuing the etching after the concentration of the product gas decreases from a first substantially constant concentration to a second substantially constant concentration.
- the concentration of the product gas may be monitored by optical emission spectrometry. Still another aspect of the present invention is directed to a method for forming a semiconductor structure.
- This method comprises the steps of: providing a semiconductor device having a surface and having a trench which extends from the surface into the semiconductor device, the trench being defined by a bottom surface and a pair of sidewalls; forming a conformal layer of a spacer material on the surface of the semiconductor device, on the bottom surface, and on the sidewalls; etching the layer of spacer material to cause the layer of spacer material to be recessed along the sidewalls of the trench; depositing a layer of a conductive material on the semiconductor device such that the layer of a conductive material fills the trench and covers at least a portion of the surface of the semiconductor substrate; and etching the layer of conductive material to form a stud in the trench, the stud having a surface which extends no higher than coplanar with the surface of the semiconductor device.
- the semiconductor structure includes a semiconductor substrate having a first interconnect line and a second interconnect line formed thereon, the first interconnect line and the second interconnect line forming respective sidewalls in the semiconductor structure.
- Still yet another aspect of the present invention is directed to a semiconductor device.
- the semiconductor device is formed on a semiconductor substrate.
- a first interconnect line is formed over the semiconductor substrate.
- the first interconnect line has a sidewall and a surface.
- a second interconnect line is also formed over the semiconductor substrate.
- the second interconnect line also has a sidewall and a surface.
- the sidewall of the first interconnect line and the sidewall of the second interconnect line define a trench therebetween.
- a conformal layer of a spacer material is formed on the sidewall of the first interconnect line and on the sidewall of the second interconnect line. The spacer material is recessed from the surface of the first interconnect line to expose a portion of the sidewall of the first interconnect line.
- the spacer material is also recessed from the surface of the second interconnect line to expose a portion of the sidewall of the second interconnect line.
- a stud occupies the trench such that the stud has a first portion which spans from the exposed portion of the sidewall of the first interconnect line to the exposed portion of the sidewall of the second interconnect line and a second portion of the stud which extends between the layers of the spacer material.
- the first portion of the stud has a width greater than the second portion of the stud.
- the stud also has a surface which extends no higher than coplanar with surfaces of the first interconnect line and the second interconnect line.
- the first interconnect line includes at least one layer of a conductive material formed over the semiconductor substrate and a layer of an insulative material formed on the layer of conductive material
- the second interconnect line includes at least one layer of a conductive material formed over the semiconductor substrate and a layer of an insulative material formed on the layer of conductive material.
- the stud has a surface which is recessed below the surfaces of the first interconnect line and the second interconnect line. Still yet another aspect of the present invention is directed to a method for forming a memory array.
- the memory array comprises a plurality of memory cells arranged in rows and columns with each of the plurality of memory cells comprising at least one field effect transistor.
- the method comprises the steps of: providing a semiconductor substrate; forming sources, drains and gates for each of the field effect transistors; forming, over the semiconductor substrate, a plurality of interconnect lines which link the field effect transistors together, each of the interconnect lines having a surface and a portion of the interconnect lines being adjacent, the adjacent interconnect lines defining trenches therebetween; forming a conformal layer of a spacer material on at least a portion of the interconnect lines; etching the layer of spacer material to recess the layer of spacer material below the surfaces of the interconnect lines so that at least a portion of the layer of dielectric material is exposed; forming a blanket layer of a conductive material on the semiconductor substrate; and etching the blanket layer of conductive material to form studs in the trenches, the studs being recessed below the surfaces of the adjacent interconnect lines to isolate the studs from electrical activity on the semiconductor substrate.
- Another aspect of the present invention is directed to a method for fabricating a wafer.
- the method comprises the steps of: providing a wafer including a semiconductor substrate; forming a repeating series of active and passive devices on each of a plurality of individual die over the semiconductor substrate; forming, over the semiconductor substrate, a plurality of interconnect lines to interconnect the active and passive devices, each of the interconnect lines including at least one layer of a conductive material formed over the semiconductor substrate and a layer of an insulative material formed on the layer of conductive material, and each of the interconnect lines having a sidewall and a surface, the sidewalls of adjacent interconnect lines forming trenches therebetween; forming a conformal layer of a spacer material on at least a portion of the interconnect lines; etching the layer of spacer material to cause the layer of spacer material to become recessed along the sidewalls of the interconnect lines to expose a portion of the insulative material; forming a conformal layer of an electrically conductive material on the semiconductor substrate over
- Still another aspect of the present invention is directed to a memory array.
- the memory array is formed on a semiconductor substrate.
- a plurality of memory cells arranged in rows and columns are formed on the semiconductor substrate.
- Each of the plurality of memory cells includes at least one field effect transistor.
- Each of the field effect transistors includes a source, a drain and a gate.
- a plurality of interconnect lines which link the field effect transistors together are formed over the semiconductor substrate.
- Each of the interconnect lines has a surface. A portion of the interconnect lines are adjacent. The adjacent interconnect lines define trenches therebetween.
- a layer of a dielectric material is formed on the surfaces of each of the interconnect lines.
- a layer of a spacer material is formed on at least a portion of the interconnect lines.
- the layer of spacer material is formed so that it is recessed below the surfaces of the interconnect lines to expose at least a portion of the layer of dielectric material.
- Conductive studs are formed in at least a portion of the trenches. The studs are recessed below the surfaces of the adjacent interconnect lines to isolate the studs from electrical activity on the semiconductor substrate.
- Another aspect of the present invention is directed to a semiconductor wafer.
- the wafer is formed on a semiconductor substrate.
- a repeating series of active and passive devices is formed on each of a plurality of individual die over the semiconductor substrate.
- a plurality of interconnect lines is formed over the semiconductor substrate to interconnect the active and passive devices.
- Each of the interconnect lines includes at least one layer of a conductive material formed on the semiconductor substrate and a layer of an insulative material formed over the layer of conductive material.
- Each of the interconnect lines has a sidewall and a surface. The sidewalls of adjacent interconnect lines form trenches therebetween.
- a layer of a spacer material is formed on at least a portion of the interconnect lines.
- the layer of spacer material is recessed along the sidewalls of the interconnect lines to expose a portion of the insulative material. Studs of electrically conductive material are formed in at least a portion of the trenches so that the studs are recessed below the surfaces of the interconnect lines to electrically isolate the studs from areas of electrical activity on the wafer.
- Fig. 1 presents a cross sectional view of a semiconductor device formed by the method of the present invention
- Fig. 2 presents a cross sectional view of a step in the method of the present invention showing a conformal layer of dielectric material being formed on a precursor of the semiconductor device;
- Fig. 3 presents a cross sectional view of a step in the method of the present invention showing the layer of dielectric material after being etched according to the method of the present invention
- Fig. 4 presents a cross sectional view of a step in the method of the present invention showing the precursor after a blanket layer of a conductive material has been deposited thereon;
- Fig. 5 presents a graph illustrating how the end point of the stud etch of the present invention is determined
- Figs. 6 and 6A present a schematic view of a memory cell formed by the method of the present invention
- Fig. 7 presents a schematic view of a wafer formed by the method of the present invention
- Fig. 8 presents a cross sectional view of a prior art interconnect stud.
- the preposition “on” refers to formation of a first layer or element in contact with the surface of a second particular element or layer
- “over” refers to a formation of a first layer or element above the surface of and/or in contact with the surface of a second particular element or layer.
- Use of the word “over” does not preclude intermediate elements or layers being formed between the first element or layer and the second element or layer.
- Fig. 1 presents a cross sectional view of a semiconductor device 10 of the present invention.
- the semiconductor device 10 includes a substrate 12 on which the components of the semiconductor device 10 are formed and the semiconductor device 10 has a surface 13.
- a first semiconductor structure 14 and a second semiconductor structure 16 are formed over the substrate 12.
- the first semiconductor structure 14 has an upper surface 18 and a sidewall 20.
- the second semiconductor structure 16 has an upper surface 22 and a sidewall 24.
- the first semiconductor structure 14 and the second semiconductor structure 16 define a trench 26 therebetween.
- the trench 26 is formed by the sidewall 20 of the first semiconductor structure 14 and the sidewall 24 of the second semiconductor structure 16.
- the trench 26 is also defined by a bottom surface 28 which may be, as shown in Fig. 1 , a portion of the substrate 12.
- the trench 26 provides access to layers below the surface 13 of the semiconductor device 10 and extends from the surface 13 of the semiconductor device 10 into the semiconductor device 10.
- the first semiconductor structure 14 is desirably a first interconnect line 30 and the second semiconductor structure 16 is desirably a second interconnect line 32.
- the first interconnect line 30 and the second interconnect line 32 connect various active and passive devices which are positioned on the substrate 12 and which make up the semiconductor device 10.
- the first interconnect line 30 and the second interconnect line 32 can be word lines, digit lines, or other interconnects, buses or studs.
- each of the interconnect lines 30 and 32 is formed from at least a layer 34 of a first conductive material 36 and, desirably, a layer 38 of a second conductive material 40.
- the layer 38 of the second conductive material 40 is formed on the layer 34 of first conductive material 36.
- a layer 42 of an insulative material 44 is formed on either the layer 34 of the first conductive material 36 or the layer 38 of the second conductive material 40. Regardless of whether the layer 38 of second conductive material 40 is present, the layer 42 of the insulative material 44 is formed as the topmost layer of the interconnect lines 30 and 32. If the first and second semiconductor structures 14 and 16 are interconnect lines 30 and 32, then the layer 42 of insulative material 44 is commonly referred to as a cap.
- a spacer 48 is formed on each of the sidewalls 20 and 24 of the first and second semiconductor structures 14 and 16, respectively.
- the spacer 48 is formed from a layer 50 of a spacer material 52 which is deposited conformally over the surface 13 of the semiconductor device 10 and then etched, as will be described below in connection with the discussion of Figs. 2 and 3, so that the spacer 48 is recessed along the sidewalls 20 and 24 of the first and second semiconductor structures 14 and 16, respectively.
- the spacer 48 is also recessed below the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16, respectively.
- the spacer 48 is recessed so that at least a portion of the layer 42 of insulative material 44 is exposed and so that any layers of conductive material, such as layer 34 and layer 38, remain covered by the spacer material 52.
- a stud 54 formed from an electrically conductive material 56 occupies the trench 26.
- the stud 54 has a surface 58.
- the surface 58 of the stud 54 stands substantially coplanar with but no higher than coplanar with the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16, respectively.
- the surface 58 of the stud 54 is recessed below the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16, respectively.
- the surface 58 of the stud 54 is recessed from about 100 ⁇ to about 1000 A below the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16, respectively.
- the stud 54 is isolated from other areas of electrical activity on the semiconductor device 10.
- the recessed spacer 48 causes a portion of the trench 26 in which the stud 54 is formed to be narrower but does not cause the width of the entire trench 26 to be decreased in size. Consequently, a first, upper portion 60 of the stud 54 has a width which is greater than a width of a second, lower portion 62 of the stud 54.
- the first portion 60 of the stud 54 spans the entire width of the trench 26. Because the first portion 60 of the stud 54 has a width equal to the width of the trench 26, the stud 54 is wider than a conventionally formed stud which is formed in a trench in which the sidewalls are completely covered with a spacer material, see Fig. 8. Referring back to Fig.
- the recessed spacer 48 insulates the stud 54 from both the layer 34 of conductive material 36 and the layer 38 of conductive material 40 of both the first interconnect line 30 and the second interconnect line 32 while allowing the first portion 60 to be wider than the second portion 62 to provide a broad contact surface 58 for the stud 54.
- the substrate 12 is formed from any material currently in use in the art which is used to form substrates for semiconductor devices such as semiconductor device 10. Exemplary materials useful to form the substrate 12 include, but are not limited to, doped or undoped silicon, doped or undoped polycrystalline silicon, silicon dioxide, gallium arsenide, gallium phosphide, indium arsenide and indium phosphide.
- the first conductive material 36 and the second conductive material 40 can be any material which conducts an electric current.
- the first conductive material 36 and the second conductive material 40 can be formed from the same or different materials.
- Exemplary materials useful for forming the conductive materials 36 and 40 include, but are not limited to, polycrystalline silicon, aluminum, copper, aluminum- copper alloys, aluminum-titanium alloys, gold, tungsten, titanium nitride, tungsten nitride, titanium suicides (TiSi x ) and tungsten suicides (WSi x ).
- the first conductive material 36 is polycrystalline silicon and the material 40 is either TiSi x or WSi x .
- the insulative material 44 can be any material used to form insulative and/or dielectric layers for semiconductor devices, such as semiconductor device 10.
- Materials which can be used to form the insulative material 44 include, but are not limited to, tetraethyl orthosilicate (TEOS), nitrides, and oxides. Desirably, the insulative material 44 is silicon dioxide.
- the spacer material 52 can be any material used to form dielectric and/or insulating layers for semiconductor devices, such as semiconductor device 10.
- Materials which can be used to form the spacer material 52 include, but are not limited to, tetraethyl orthosilicate (TEOS), nitrides, and oxides.
- TEOS tetraethyl orthosilicate
- the spacer material 52 is formed from a material which is different from that used to form the layer 42 of insulative material 44.
- the spacer material 52 is desirably formed from a material which is different from that used to form the layer 42 of insulative material 44 so that the layer 50 of spacer material 52 can be etched without damaging the layer 42 of insulative material 44.
- the spacer material 52 is silicon nitride.
- the conductive material 56 can be any material which conducts an electric current.
- Exemplary materials useful for forming the conductive material 56 include, but are not limited to, polycrystalline silicon, aluminum, copper, tungsten, aluminum- copper alloys, aluminum-titanium alloys, gold, titanium suicides (TiSi x ) and tungsten suicides (WSi x ).
- the stud 54 of conductive material 56 is formed from polycrystalline silicon.
- a process for forming the semiconductor device 10 is illustrated in Fig. 2 through Fig. 4. With reference to Fig. 2, a precursor 64 of the semiconductor device 10 is shown in cross section. If the first semiconductor structure 14 and the second semiconductor structure 16 are interconnect lines 30 and 32, respectively, then the interconnect lines 30 and 32 are first formed by forming the layer 34 of the first conductive material 36 over the substrate 12.
- the layer 34 is formed by any conventional method currently in use in the art, such as, for example, thermal oxidation, chemical vapor deposition (CVD), low pressure chemical vapor deposition (LP CVD), plasma enhanced chemical vapor deposition (PE CVD), metalorganic chemical vapor deposition (MO CVD), and sputtering.
- the layer 38 of the second conductive material 40 is desirably formed on the layer 34 of first conductive material 36 by any conventional method currently in use in the art such as any of the previously referenced methods.
- the layer 42 of the insulative material 44 is then formed on the layer 38 of the second conductive material 40 by any conventional method currently in use in the art such as any of the previously referenced methods. If the layer 38 is not present, then the layer 42 is formed on the layer 34.
- the layers 34, 38 and 42 are masked and etched by a conventional masking and etching process. In the process of forming the first interconnect line 30 and the second interconnect line 32, the trench 26 is also formed while the sidewalls 18 and 22 are being defined during the etching process.
- the layer 50 of spacer material 52 is formed as a conformal layer over the substrate 12, the first semiconductor structure 14 and the second semiconductor structure 16.
- the layer 50 of spacer material 52 is formed by any method currently in use in the art to deposit such a layer. Useful methods are listed above.
- the spacer material 52 is desirably formed from a material different from that used to form the layer 42 of insulative material 44.
- the layer 50 of spacer material 52 is etched to form the spacers 48.
- the layer 50 of spacer material 52 is anisotropically etched using a gas plasma etch, an ion beam etch, or a reactive ion etch.
- the layer 50 of spacer material 52 is subjected to a reactive ion etch.
- the layer 50 of spacer material 52 is etched so that the layer 50 becomes recessed from the surface 13 of the precursor 64 and so that at least a portion of each of the sidewalls 20 and 24 of the semiconductor structures 14 and 16 is exposed.
- the layer 40 is etched to the point at which the layer 50 of spacer material 52 has been removed from the horizontal surfaces 18 and 22 of the semiconductor structures 14 and 16, respectively.
- the layer 50 is then over etched for a period of time sufficient to etch the layer 50 at least a portion of the way down the sidewalls 20 and 24 of the semiconductor structures 14 and 16, respectively.
- the trench 26 is provided with a first opening portion 66 which is wider than a second opening portion 68.
- the first opening portion 66 will contain the first portion 60 of the stud 54 while the second opening portion 68 will contain the second portion 62 of the stud 54.
- the spacer 48 is etched so that at least a portion of each of the layers 42 of insulative material 44 are exposed.
- the layer 40 is etched to the point at which the layer 50 of spacer material 52 has been removed from the horizontal surfaces 18 and 22 of the interconnect lines 30 and 32, respectively.
- the layer 50 of spacer material 52 is then over etched for a period of time sufficient to etch the layer 50 to expose a portion of each of the layers 42 of insulative material 44 of the interconnect lines 30 and 32.
- the etching of the layer 50 of spacer material 52 is discontinued before either of the layer 34 of the first conductive material 36 or the layer 38 of the second conductive material 40 is exposed.
- the stud 54 is insulated from the conductive portions of the first and second interconnect lines 30 and 32 while still having its first portion 60 be wider than its second portion 62 to provide the stud 54 with a broad contact surface 58. As shown in Fig.
- a layer 70 of the conductive material 56 is formed on the surface 13 of the precursor 64 by a blanket deposition process.
- the layer 70 is deposited by any conventional method currently used to deposit layers of conductive material onto semiconductor substrates and structures.
- the layer 70 of conductive material 56 is desirably etched by placing the precursor 64 in a reactive ion etcher.
- the reactive ion etcher includes a cathode for which a power source creates a radio frequency (RF) of 13.56 MHz, while controlling the introduction of etchant gases.
- RF radio frequency
- the RF power source creates a plasma condition in the chamber, thereby allowing for the creation of charged particles or ions. Due to the physics of the RF powered electrode, a direct current self-bias voltage condition is created at the location of the precursor 64. This self-bias condition directs the charged particles or ions toward the precursor 64 in a direction perpendicular to the surface of the precursor 64.
- a useful reactive ion etcher is an Applied Materials 5000 Series available from Applied Materials of Santa Clara, California.
- Typical parameters for etching the layer 70 of conductive material 56 to form the stud 54, using an Applied Materials 5000 Series apparatus, are as follows: RF Power: about 100 watts to about 400 watts; Pressure: about 80 mtorr to about 180 mtorr; and Etchant: about 50 seem to about 100 seem Cl 2 and about 0 seem to about 30 seem HBr. No specific ratio of Cl 2 to HBR is required.
- the parameters should be selected to achieve a uniform and controllable etch.
- Other Cl and Br containing gases may be used. While fluorine-containing gases may also be used, such etchants have a tendency to accelerate the etch, making it more difficult to control. Thus, the use of fluorine-containing gases is not preferred.
- an RF Power of about 250 watts; a pressure of about 130 mtorr; and about 80 seem of Cl 2 and about 15 seem HBR are used to etch the layer 70 of conductive material 56 to form the stud 54.
- the layer 70 of conductive material 56 is etched so that the surface 58 of the stud 54 is no higher than coplanar with the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16, as shown in Fig. 1. Desirably, the layer 70 of conductive material 56 is etched so that the surface 58 of the stud 54 is recessed below the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16.
- the process of etching the layer 70 of conductive material 56 to form the stud 54 is desirably monitored with an optical emission spectrometer (OES).
- OES optical emission spectrometer
- the OES monitors the concentration of one of the etchant gases as the etching is being carried out by monitoring the intensity of an emission line of that particular etchant gas. For example, if the etchant gas is chlorine, then an emission line of 470.5 nm is monitored.
- the concentration of the etchant gas is monitored as the layer 70 of conductive material 56 is removed from the horizontal surfaces of the precursor 64, see 80. At the point 80, the concentration of the etchant gas remains substantially constant.
- the concentration of the etchant gas increases, see 85, for a period of time as less of the etchant gas is consumed in the etching process.
- the concentration of the etchant gas will increase to a second point at which it will level off, see 90.
- the etching of the surface 58 of the stud 54 begins.
- the concentration of the etchant gas remains substantially constant and would remain substantially constant until recessed to the top of the spacer where the concentration would increase slightly.
- the etching is desirably continued past the point 85 for a period of time to etch the surface 58 of the stud 54 below the surfaces 18 and 22 of the first semiconductor structure 14 and the second semiconductor structure 16, respectively.
- the stud 54 is isolated from contact with any other areas of electrical activity, such as other active devices, passive devices or stringers, on the surface 13 of the semiconductor device 10.
- the semiconductor device 10 can be subjected to further processing, if desired. This further processing may include the formation of an additional layer or layers including one or more active and/or passive devices on the surface 13 of the semiconductor device 10.
- the semiconductor device 10 may have a passivation layer formed thereon.
- the process of the present invention may be used to form a typical memory array, such as, for example, a static random access memory (SRAM) array or a dynamic random access memory (DRAM) array 100, which is shown in Fig. 6.
- SRAM static random access memory
- DRAM dynamic random access memory
- the DRAM array 100 comprises a plurality of memory cells 102 arranged in rows and columns. As shown in Fig. 6A, each of the memory cells 102 includes at least one field effect transistor 104 and one capacitor 106. Each field effect transistor 104 is coupled to a capacitor 106, both of which are formed by methods known in the art. The gate of the field effect transistor 104 is coupled to a word line 108 via an interconnect structure, such as the interconnect lines 30 and 32, described above. The process described above in conjunction with Figs. 1-5 can be used to form studs, such as stud 54, during the fabrication of the memory array 100, and also to form interconnect lines, such interconnect lines 30 and 32.
- the process of the present invention may also used in the fabrication of a wafer W, as is shown in Fig. 7.
- the wafer W includes a plurality of individual die 125 formed on a semiconductor substrate, such as substrate 12. Wafer masks (not shown) are used to apply a desired circuit structure on each of the individual die 125.
- the desired circuit structure may comprise any of the above described structures, e.g., the DRAM array 100 or an SRAM array.
- the wafer W is processed using standard wafer fabrication techniques.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000568123A JP3777093B2 (en) | 1998-09-02 | 1999-09-01 | Insulated interconnect stud and method of forming the stud |
AU57022/99A AU5702299A (en) | 1998-09-02 | 1999-09-01 | Isolated interconnect studs and method for forming the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/145,373 | 1998-09-02 | ||
US09/145,373 US6103612A (en) | 1998-09-02 | 1998-09-02 | Isolated interconnect studs and method for forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000013231A1 true WO2000013231A1 (en) | 2000-03-09 |
Family
ID=22512812
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/020037 WO2000013231A1 (en) | 1998-09-02 | 1999-09-01 | Isolated interconnect studs and method for forming the same |
Country Status (6)
Country | Link |
---|---|
US (1) | US6103612A (en) |
JP (1) | JP3777093B2 (en) |
KR (1) | KR100540306B1 (en) |
AU (1) | AU5702299A (en) |
TW (1) | TW432659B (en) |
WO (1) | WO2000013231A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109860100A (en) * | 2017-11-30 | 2019-06-07 | 台湾积体电路制造股份有限公司 | Conductive component is formed and structure |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6780652B2 (en) * | 2001-03-15 | 2004-08-24 | Micron Technology, Inc. | Self-aligned MRAM contact and method of fabrication |
US20040036171A1 (en) * | 2002-08-22 | 2004-02-26 | Farnworth Warren M. | Method and apparatus for enabling a stitch wire bond in the absence of discrete bump formation, semiconductor device assemblies and electronic systems including same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5100838A (en) * | 1990-10-04 | 1992-03-31 | Micron Technology, Inc. | Method for forming self-aligned conducting pillars in an (IC) fabrication process |
US5229326A (en) * | 1992-06-23 | 1993-07-20 | Micron Technology, Inc. | Method for making electrical contact with an active area through sub-micron contact openings and a semiconductor device |
EP0700080A2 (en) * | 1994-08-23 | 1996-03-06 | Texas Instruments Incorporated | Method of producing self-aligned contacts on semiconductor devices and self-aligned contact structure |
US5801443A (en) * | 1996-08-19 | 1998-09-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with short circuit prevention and method of manufacturing thereof |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5019522A (en) * | 1986-03-21 | 1991-05-28 | Advanced Power Technology, Inc. | Method of making topographic pattern delineated power MOSFET with profile tailored recessed source |
US4859618A (en) * | 1986-11-20 | 1989-08-22 | Sumitomo Electric Industries, Ltd. | Method of producing the gate electrode of a field effect transistor |
US5122848A (en) * | 1991-04-08 | 1992-06-16 | Micron Technology, Inc. | Insulated-gate vertical field-effect transistor with high current drive and minimum overlap capacitance |
US5880022A (en) * | 1991-12-30 | 1999-03-09 | Lucent Technologies Inc. | Self-aligned contact window |
US5573837A (en) * | 1992-04-22 | 1996-11-12 | Micron Technology, Inc. | Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer |
US5516625A (en) * | 1993-09-08 | 1996-05-14 | Harris Corporation | Fill and etchback process using dual photoresist sacrificial layer and two-step etching process for planarizing oxide-filled shallow trench structure |
US5493152A (en) * | 1993-11-09 | 1996-02-20 | Vlsi Technology, Inc. | Conductive via structure for integrated circuits and method for making same |
US5496774A (en) * | 1993-12-01 | 1996-03-05 | Vlsi Technology, Inc. | Method improving integrated circuit planarization during etchback |
US5492853A (en) * | 1994-03-11 | 1996-02-20 | Micron Semiconductor, Inc. | Method of forming a contact using a trench and an insulation layer during the formation of a semiconductor device |
US5470773A (en) * | 1994-04-25 | 1995-11-28 | Advanced Micro Devices, Inc. | Method protecting a stacked gate edge in a semiconductor device from self aligned source (SAS) etch |
US5496750A (en) * | 1994-09-19 | 1996-03-05 | Texas Instruments Incorporated | Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition |
US5686357A (en) * | 1995-07-10 | 1997-11-11 | Micron Technology, Inc. | Method for forming a contact during the formation of a semiconductor device |
-
1998
- 1998-09-02 US US09/145,373 patent/US6103612A/en not_active Expired - Lifetime
-
1999
- 1999-09-01 JP JP2000568123A patent/JP3777093B2/en not_active Expired - Fee Related
- 1999-09-01 WO PCT/US1999/020037 patent/WO2000013231A1/en active IP Right Grant
- 1999-09-01 KR KR1020017002760A patent/KR100540306B1/en not_active IP Right Cessation
- 1999-09-01 AU AU57022/99A patent/AU5702299A/en not_active Abandoned
- 1999-09-29 TW TW088115053A patent/TW432659B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5100838A (en) * | 1990-10-04 | 1992-03-31 | Micron Technology, Inc. | Method for forming self-aligned conducting pillars in an (IC) fabrication process |
US5229326A (en) * | 1992-06-23 | 1993-07-20 | Micron Technology, Inc. | Method for making electrical contact with an active area through sub-micron contact openings and a semiconductor device |
EP0700080A2 (en) * | 1994-08-23 | 1996-03-06 | Texas Instruments Incorporated | Method of producing self-aligned contacts on semiconductor devices and self-aligned contact structure |
US5801443A (en) * | 1996-08-19 | 1998-09-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with short circuit prevention and method of manufacturing thereof |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109860100A (en) * | 2017-11-30 | 2019-06-07 | 台湾积体电路制造股份有限公司 | Conductive component is formed and structure |
US11798843B2 (en) | 2017-11-30 | 2023-10-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Conductive feature formation and structure |
Also Published As
Publication number | Publication date |
---|---|
KR20010074931A (en) | 2001-08-09 |
TW432659B (en) | 2001-05-01 |
AU5702299A (en) | 2000-03-21 |
US6103612A (en) | 2000-08-15 |
JP3777093B2 (en) | 2006-05-24 |
KR100540306B1 (en) | 2006-01-16 |
JP2002524856A (en) | 2002-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5604147A (en) | Method of forming a cylindrical container stacked capacitor | |
US6424043B1 (en) | Semiconductor processing methods of forming integrated circuitry memory devices, methods of forming capacitor containers, methods of making electrical connection to circuit nodes and related integrated circuitry | |
US7094672B2 (en) | Method for forming self-aligned contact in semiconductor device | |
US6281541B1 (en) | Metal-oxide-metal capacitor for analog devices | |
US6239022B1 (en) | Method of fabricating a contact in a semiconductor device | |
US6784552B2 (en) | Structure having reduced lateral spacer erosion | |
US20020070457A1 (en) | Metal contact structure in semiconductor device and method for forming the same | |
US6228710B1 (en) | Methods of forming capacitors and DRAM arrays | |
US20050173745A1 (en) | Capacitor structures, DRAM cell structures, and integrated circuitry, and methods of forming capacitor structures, integrated circuitry and DRAM cell structures | |
US20010044204A1 (en) | Method for making semiconductor devices having gradual slope contacts | |
US7115491B2 (en) | Method for forming self-aligned contact in semiconductor device | |
US6287957B1 (en) | Self-aligned contact process | |
US6806196B2 (en) | High precision integrated circuit capacitors | |
US6025276A (en) | Semiconductor processing methods of forming substrate features, including contact openings | |
US6548852B2 (en) | Integrated circuitry and methods of forming circuitry | |
US6103612A (en) | Isolated interconnect studs and method for forming the same | |
US20020119649A1 (en) | Method of fabricating bit line and bit line contact plug of a memory cell | |
US20040126951A1 (en) | Method for fabricating semiconductor device | |
JPH11204507A (en) | Manufacture of semiconductor device | |
US6303491B1 (en) | Method for fabricating self-aligned contact hole | |
JP3987239B2 (en) | Manufacturing method of semiconductor device | |
US20020009889A1 (en) | Semiconductor manufacturing process and semiconductor device | |
KR100314803B1 (en) | Method for fabricating sotragenode in semidonductor device | |
US6686234B1 (en) | Semiconductor device and method for fabricating the same | |
KR100218735B1 (en) | Forming method for contact hole of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 568123 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020017002760 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1020017002760 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
WWG | Wipo information: grant in national office |
Ref document number: 1020017002760 Country of ref document: KR |