WO2000025365A2 - Power semiconductor devices having improved high frequency switching and breakdown characteristics - Google Patents

Power semiconductor devices having improved high frequency switching and breakdown characteristics Download PDF

Info

Publication number
WO2000025365A2
WO2000025365A2 PCT/US1999/024539 US9924539W WO0025365A2 WO 2000025365 A2 WO2000025365 A2 WO 2000025365A2 US 9924539 W US9924539 W US 9924539W WO 0025365 A2 WO0025365 A2 WO 0025365A2
Authority
WO
WIPO (PCT)
Prior art keywords
region
trench
conductivity type
field plate
source
Prior art date
Application number
PCT/US1999/024539
Other languages
French (fr)
Other versions
WO2000025365A3 (en
Inventor
Bantval Jayant Baliga
Original Assignee
North Carolina State University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22654148&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2000025365(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by North Carolina State University filed Critical North Carolina State University
Priority to EP99971151.8A priority Critical patent/EP1145327B2/en
Priority to DE69938562.8T priority patent/DE69938562T3/en
Priority to AU12136/00A priority patent/AU1213600A/en
Priority to JP2000578852A priority patent/JP4790908B2/en
Publication of WO2000025365A2 publication Critical patent/WO2000025365A2/en
Publication of WO2000025365A3 publication Critical patent/WO2000025365A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823487MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/095Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being Schottky barrier gate field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/407Recessed field plates, e.g. trench field plates, buried field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7803Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
    • H01L29/7806Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7803Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
    • H01L29/7808Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a breakdown diode, e.g. Zener diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/872Schottky diodes
    • H01L29/8725Schottky diodes of the trench MOS barrier type [TMBS]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41741Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to semiconductor switching devices, and more particularly to switching devices for high power applications.
  • the silicon bipolar transistor has been the device of choice for high power applications in motor drive circuits, appliance controls, robotics and lighting ballasts. This is because bipolar transistors can be designed to handle relatively large current densities in the range of 40-50 A/cm 2 and support relatively high blocking voltages in the range of 500- 1000V.
  • bipolar transistors are current controlled devices which require relatively large base currents, typically one fifth to one tenth of the collector current, to maintain the transistor in an operating mode. Proportionally larger base currents can be expected for applications which also require high speed turn-off. Because of the large base current demands, the base drive circuitry for controlling turn-on and turn-off is relatively complex and expensive. Bipolar transistors are also vulnerable to premature breakdown if a high current and high voltage are simultaneously applied to the device, as commonly required in inductive power circuit applications. Furthermore, it is relatively difficult to operate bipolar transistors in parallel because current diversion to a single transistor typically occurs at high temperatures, making emitter ballasting schemes necessary.
  • the silicon power MOSFET was developed to address this base drive problem.
  • the gate electrode provides turn-on and turn-off control upon the application of an appropriate gate bias.
  • turn-on in an N-type enhancement MOSFET occurs when a conductive N-type inversion layer is formed in the P-type base region (also referred to as "channel region") in response to the application of a positive gate bias.
  • the inversion layer electrically connects the N-type source and drain regions and allows for majority carrier conduction therebetween.
  • the power MOSFET's gate electrode is separated from the base region by an intervening insulating layer, typically silicon dioxide. Because the gate is insulated from the base region, little if any gate current is required to maintain the MOSFET in a conductive state or to switch the
  • MOSFET from an on-state to an off-state or vice-versa.
  • the gate current is kept small during switching because the gate forms a capacitor with the MOSFET's base region.
  • discharge current only charging and discharging current (“displacement current") is required during switching.
  • the gate drive circuitry Because of the high input impedance associated with the insulated-gate electrode, minimal current demands are placed on the gate and the gate drive circuitry can be easily implemented.
  • the switching speed of power MOSFETs can be made orders of magnitude faster than that of bipolar transistors.
  • power MOSFETs can be designed to withstand high current densities and the application of high voltages for relatively long durations, without encountering the destructive failure mechanism known as "second breakdown". Power MOSFETs can also be easily paralleled, because the forward voltage drop across power MOSFETs increases with increasing temperature, thereby promoting an even current distribution in parallel connected devices.
  • Examples of silicon power MOSFETs including accumulation, inversion and extended trench FETs having trench gate electrodes extending into the N+ drain region are also disclosed in an article by T. Syau, P. Venkatraman and B.J. Baliga, entitled Comparison of Ultralow Specific On-Resistance UMOSFET Structures: The ACCUFET, EXTFET,
  • FIG. 1 which is a reproduction of Fig. 1 (d) from the aforementioned Syau et al. article, discloses a conventional UMOSFET structure.
  • this UMOSFET supports most of the forward blocking voltage across the N-type drift layer which must be doped at relatively low levels to obtain a high maximum blocking voltage capability, however low doping levels typically increase the on- state series resistance.
  • R on,sp specific on- resistance
  • BV maximum blocking voltage
  • the ideal specific on- resistance is 170 ⁇ cm 2 .
  • the base region e.g., P-type base region in an N-channel MOSFET
  • reported specific on-resistances for UMOSFETs are typically much higher.
  • a UMOSFET having a specific on-resistance of 730 ⁇ cm 2 is disclosed in an article by H. Chang, entitled Numerical and
  • a unit cell 100 of an integrated power semiconductor device field effect transistor may have a width "W c " of 1 ⁇ m and comprise a highly doped drain layer 114 of first conductivity type (e.g., N+) substrate, a drift layer 112 of first conductivity type having a linearly graded doping concentration therein, a relatively thin base layer 116 of second conductivity type (e.g., P-type) and a highly doped source layer 118 of first conductivity type (e.g., N+).
  • W c graded-doped
  • the drift layer 112 may be formed by epitaxially growing an N-type in-situ doped monocrystalline silicon layer having a thickness of 4 ⁇ on an N-type drain layer 114 having a thickness of 100 ⁇ m and a doping concentration of greater than 1x10 18 cm “3 (e.g. 1x10 19 cm “3 ) therein.
  • the drift layer 112 also has a linearly graded doping concentration therein with a maximum concentration of 3x10 17 cm “3 at the N+/N junction with the drain layer 114, and a minimum concentration of 1x10 16 cm “3 beginning at a distance 3 ⁇ m from the N+/N junction (i.e., at a depth of 1 ⁇ m) and continuing at a uniform level to the upper face.
  • the base layer 116 may be formed by implanting a P-type dopant such as boron into the drift layer 1 2 at an energy of 100 kEV and at a dose level of 1x10 14 cm “2 .
  • the P-type dopant may then be diffused to a depth of 0.5 ⁇ m into the drift layer 112.
  • An N-type dopant such as arsenic may also be implanted at an energy of 50 kEV and at dose level of 1x10 15 cm “2 .
  • the N-type and P-type dopants can then be diffused simultaneously to a depth of 0.5 ⁇ m and 1.0 ⁇ m, respectively, to form a composite semiconductor substrate containing the drain, drift, base and source layers.
  • a stripe-shaped trench having a pair of opposing sidewalls 120a which extend in a third dimension (not shown) and a bottom 120b is then formed in the substrate.
  • the trench is preferably formed to have a width "W t " of 0.5 ⁇ m at the end of processing.
  • An insulated gate electrode comprising a gate insulating region 124 and an electrically conductive gate 126 (e.g., polysilicon), is then formed in the trench. The portion of the gate insulating region 124 extending adjacent the trench bottom 120b and the drift layer
  • the portion of the gate insulating region 124 extending opposite the base layer 116 and the source layer 118 may have a thickness "T 2 " of about 500 A to maintain the threshold voltage of the device at about 2-3 volts.
  • Simulations of the unit cell 100 at a gate bias of 15 Volts confirm that a vertical silicon field effect transistor having a maximum blocking voltage capability of 60 Volts and a specific on-resistance (R sp,on ) of 40 ⁇ cm 2 , which is four (4) times smaller than the ideal specific on-resistance of 170 ⁇ cm 2 for a 60 volt power UMOSFET, can be achieved. Notwithstanding these excellent characteristics, the transistor of FIG. 2 may suffer from a relatively low high-frequency figure-of-merit (HFOM) if the overall gate-to-drain capacitance (C GD ) is too large. Improper edge termination of the MOSFET may also prevent the maximum blocking voltage from being achieved.
  • HFOM high-frequency figure-of-merit
  • integrated power semiconductor device which may comprise a plurality of graded-doped (GD) UMOSFET unit cells having, among other things, improved high frequency switching performance, improved edge termination characteristics and reduced on- state resistance.
  • the preferred integrated power semiconductor devices may also include integral Schottky barrier flyback diodes and shielded gate insulating regions.
  • UMOSFET having an upper trench-based gate electrode and a lower trench-based source electrode.
  • the use of the trench-based source electrode instead of a larger gate electrode which occupies the entire trench reduces the gate-to-drain capacitance (C GD ) of the UMOSFET and thereby improves switching speed by reducing the amount of gate charging and discharging current that is needed during high frequency operation.
  • a plurality of GD-UMOSFET unit cells may be provided side-by-side in a semiconductor substrate having first and second opposing faces.
  • Source and drain regions of first conductivity type e.g., N+
  • the source region may extend adjacent the first face and the drain region may extend adjacent the second face.
  • a drift region of first conductivity type is also provided in the substrate.
  • the drift region which forms a non-rectifying junction with the drain region, may be formed as an epitaxial layer of predetermined thickness and the doping profile in the drift region may be linearly graded and decrease in a direction from the drain region to the first face.
  • a base region of second conductivity type e.g., P-type
  • the base region extends between the source region and the drift region and forms first and second P-N junctions therewith, respectively.
  • a plurality of trenches are also provided in the substrate, at the first face. These trenches may be formed as parallel stripe-shaped trenches.
  • a first trench may be provided having opposing sidewalls when viewed in transverse cross- section. One of these sidewalls preferably extends adjacent the drift region and the base region.
  • the first trench may also have a bottom which extends opposite the drain region. In particular, the bottom of the first trench may define an interface between an interior of the first trench and the drift region or an interior of the trench and the drain region, depending on the depth of the first trench and the thickness of the drift region.
  • a gate electrode is also provided in the first trench. This gate electrode preferably extends opposite the base region so that an inversion layer channel can be formed in the base region when an appropriate bias is applied to the gate electrode.
  • a first source electrode is also provided in the first trench and this first source electrode extends between the gate electrode and the bottom of the first trench.
  • An electrically insulating region is also provided in the first trench. This electrically insulating region extends along the sidewalls of the first trench, between the gate electrode and the first source electrode and between the first source electrode and the bottom of the trench. The inclusion of this source electrode adjacent the bottom of the first trench improves the breakdown and high frequency switching characteristics of the UMOSFET with only minimal impact on specific on- state resistance.
  • the electrically insulating region includes a gate insulating region having a first thickness (e.g., T 2 ⁇ 750A) as measured between the gate electrode and the sidewall of the first trench, and a source insulating region having a second thickness (e.g., T ⁇ ⁇ l ⁇ OOA) as measured between the first source electrode and the same sidewall.
  • a second source electrode is provided on the first face, in ohmic contact with the source region. The first and second source electrodes are also electrically connected together.
  • Improved edge termination characteristics can also be achieved by forming a second trench which extends adjacent the first trench and defines an edge of the integrated power device comprising the plurality of side-by-side GD-UMOSFET unit cells.
  • a uniformly thick first field plate insulating region is provided which lines the sidewalls and bottom of the second trench and a field plate is provided on the first field plate insulating region.
  • This field plate is preferably connected to the source electrode or the gate electrode.
  • a second field plate insulating region is provided on the first face and this second field plate insulating region is contiguous with the first field plate insulating region.
  • a field plate extension is provided on the second field plate insulating region and extends opposite the first face.
  • This field plate extension is electrically connected to the field plate in the second trench.
  • the second trench is positioned so that the first and second trenches define a transition mesa region therebetween.
  • the transition mesa region is preferably formed to be devoid of a source region of first conductivity type.
  • a preferred breakdown shielding region of second conductivity type e.g., P+
  • P+ second conductivity type
  • an integrated power semiconductor device may include an integral Schottky barrier diode (SBD) along one sidewall of a trench and a GD-UMOSFET along an opposing sidewall of the trench.
  • SBD Schottky barrier diode
  • a Schottky rectifying junction can be formed to a uniformly doped portion of the drift region which extends adjacent the first face.
  • FIG. 1 is a cross-sectional view of a prior art power device.
  • FIG. 2 is a cross-sectional view of another prior art power semiconductor device and doping profile therein.
  • FIG. 3 is a cross-sectional view of a unit cell of an integrated power semiconductor device and doping profile therein, according to a first embodiment of the present invention.
  • FIGS. 4A-4K are cross-sectional views of intermediate structures which illustrate preferred methods of forming the integrated power semiconductor device of FIG. 3.
  • FIG. 5 is a cross-sectional view of an integrated power semiconductor device according to a second embodiment of the present invention.
  • FIG. 6 is a cross-sectional view of an integrated power semiconductor device according to a third embodiment of the present invention.
  • FIG. 7 is a cross-sectional view of an integrated power semiconductor device according to a fourth embodiment of the present invention.
  • first conductivity type and “second conductivity type” refer to opposite conductivity types such as N or P-type, however, each embodiment described and illustrated herein includes its complementary embodiment as well.
  • Like numbers refer to like elements throughout. Referring now to FIG. 3, an integrated power semiconductor device according to a first embodiment of the present invention will be described.
  • a unit cell 200 of a preferred integrated power semiconductor device has a predetermined width "W c " (e.g., 1 ⁇ m) and comprises a highly doped drain layer 114 of first conductivity type (e.g., N+), a drift layer 112 of first conductivity type having a linearly graded doping concentration therein, a relatively thin base layer 116 of second conductivity type (e.g., P-type) and a highly doped source layer 118 of first conductivity type (e.g., N+).
  • a source electrode 128b and drain electrode 130 may also be provided at the first and second faces, in ohmic contact with the source layer 118 and drain layer 114, respectively.
  • the source electrode 128b also preferably forms an ohmic contact with the base layer 116 in a third dimension (not shown).
  • the drift layer 112 may be formed by epitaxially growing an N-type in-situ doped monocrystalline silicon layer having a thickness of about 4 ⁇ m on an N-type drain layer 114 (e.g., N+ substrate) having a thickness of 100 ⁇ m and a first conductivity type doping concentration of greater than about 1x10 18 cm 3 (e.g. 1x10 19 cm '3 ) therein.
  • the drift layer 112 may have a linearly graded doping concentration therein with a maximum concentration of greater than about 5x10 16 cm “3 (e.g., 3x10 17 cm '3 ) at the N+/N non-rectifying junction with the drain layer 114 and a minimum concentration of 1x10 16 cm "3 at a depth of 1 ⁇ m and continuing at a uniform level to the upper face.
  • the base layer 116 may be formed by implanting P-type dopants such as boron into the drift layer 112 at an energy of 100 kEV and at a dose level of 1x10 14 cm "2 , for example. The P-type dopants may then be diffused to a depth of 0.5 ⁇ m into the drift layer 112.
  • N-type dopant such as arsenic may then be implanted at an energy of 50 kEV and at dose level of 1x10 15 cm "2 .
  • the N-type and P-type dopants are then diffused simultaneously to a depth of 0.5 ⁇ m and 1.0 ⁇ m, respectively, to form a composite semiconductor substrate containing the drain, drift, base and source layers.
  • the first conductivity type (e.g., N-type) doping concentration in the drift layer 112 is preferably less than about 5x10 16 cm "3 at the P-N junction with the base layer 116 (i.e., second P-N junction), and more preferably only about 1x10 16 cm "3 at the P-N junction with the base layer 116.
  • the second conductivity type (e.g., P-type) doping concentration in the base layer 116 is also preferably greater than about 5x10 16 cm "3 at the P-N junction with the source layer 118 (i.e., first P- N junction). Furthermore, according to a preferred aspect of the present invention, the second conductivity type doping concentration in the base layer 116 at the first P-N junction (e.g., 1x10 17 cm "3 ) is about ten times greater than the first conductivity type doping concentration in the drift region at the second P-N junction (e.g., 1x10 16 cm "3 ).
  • a stripe-shaped trench having a pair of opposing sidewalls 120a which extend in a third dimension (not shown) and a bottom 120b is then formed in the substrate.
  • the trench is preferably formed to have a width "W t " of 0.5 ⁇ m at the end of processing.
  • a gate electrode/source electrode insulating region 125, a gate electrode 127 (e.g., polysilicon) and a trench-based source electrode 128a (e.g., polysilicon) are also formed in the trench.
  • the gate electrode 127 is made relatively small and does not occupy the entire trench, the amount of gate charge required to drive the unit cell 200 during switching is much smaller than the amount of gate charge required to drive the unit cell 100 of FIG. 2 (assuming all other parameters and dimensions are equal), as described more fully hereinbelow.
  • the trench-based source electrode 128a is electrically connected to the source electrode 128b in a third dimension (not shown).
  • the portion of the gate electrode/source electrode insulating region 125 extending adjacent the trench bottom 120b and the drift layer 112 may also have a thickness ,r TY' in a range between about 1500A and 3000A, for example, to inhibit the occurrence of high electric field crowding at the bottom corners of the trench and to provide a substantially uniform potential gradient along the trench sidewalls 120a.
  • the portion of the gate electrode/source electrode insulating region 125 extending opposite the base layer 116 and the source layer 118 preferably has a thickness "T 2 " of less than about 750 A, and more preferably about 500 A to maintain the threshold voltage of the device at about 2-3 volts.
  • Numerical simulations of the unit cell 200 of FIG. 3 were performed using a drift region doping concentration which increased from a value of 1x10 16 cm “3 at a depth of 1 micron to a value of 2x10 17 cm “3 at a trench depth (T D ) of 5 microns.
  • the thin portion of the gate/source electrode insulating region 125 extended to 1.2 microns of a total trench depth of 4.7 microns and had a thickness of 500A.
  • the thick portion of the gate/source electrode insulating region 125 had a thickness of 3000 ⁇ .
  • the N+ source layer 118 depth was set to 0.3 microns, and the depth of the P- type base region 116 was set to 0.9 microns.
  • a half-cell width of 1 micron was used based on 1 micron design rules.
  • the polysilicon gate electrode 127 extended to 1.2 microns and the polysilicon source electrode 128a extended from 1.5 microns to 4.4 microns. Based on these parameters, the specific on-resistance (R on,sp ) at a gate bias of 15 volts was found to be 114 microOhm cm 2 and the device blocked more than 60 volts.
  • the method begins with the step of forming a semiconductor substrate 10 by epitaxially growing a drift region 12 of first conductivity type (e.g., N-type) on a highly doped drain region 14 of first conductivity type which has a doping concentration greater than 1x10 18 cm "3 therein.
  • Computer controlled in-situ doping of the drift region 12 is also preferably performed during the epitaxial growth step so that the drift region 12 has a linearly graded (or step graded) first conductivity type doping concentration therein which decreases in a direction away from the drain region 14.
  • the drift region 12 is preferably doped so that the doping concentration of the drift region 12 at the abrupt non-rectifying junction (J3) is greater than about 1x10 17 cm "3 and more preferably about
  • a thin base region 16 is then formed in the substrate 10 by patterning a first implant mask (not shown) on the first face 15a and then performing an implant of second conductivity type dopants through the first mask.
  • the implanted second conductivity type dopants can then be diffused into the drift region 12 to an initial depth of about 0.5 ⁇ m, for example.
  • These steps are then preferably followed by the steps of patterning a second implant mask (not shown) on the first face 15a and performing an implant of first conductivity type dopants through the second mask.
  • the second mask is also preferably patterned in a third dimension (not shown) so that portions of the underlying base region 16 do not receive the implanted source dopants.
  • These portions of the base region 16 which extend to the first face 15a can be ohmically contacted by a source electrode at the end of processing.
  • the implanted first conductivity type dopants and the second conductivity type dopants can then be diffused to a depth of about 0.5 ⁇ m and 1.0 ⁇ m, respectively, to provide a base region thickness "T c " of about 0.5 ⁇ m.
  • boron (B) is used as a P-type dopant and is implanted at a dose level of about 1x10 14 cm “2 and at an energy of 100 keV.
  • Arsenic (As) is preferably used as an N-type dopant and is implanted at a dose level of about 1x 0 15 cm "2 and at an energy of 50 KeV.
  • the implant and diffusion steps will cause the doping profile of the second conductivity type dopants in the substrate 10 to be generally gaussian in shape and have a maximum value at the first face 15a.
  • the doping concentration in the base region 16 will also have a maximum value adjacent the source region 18 and a minimum value adjacent the drift region 12.
  • the implant and diffusion steps may be performed so that the first conductivity type dopant concentration of the source region 18 at the first face 15a is greater than 1x10 18 cm “3 and the second conductivity type dopant concentration in the base region 16 is greater than about 1x10 17 cm “3 at a first P-N junction (J1) with the source region 18, but less than about 5x10 16 cm “3 and more preferably only about 1x10 16 cm “3 at the second P-N junction (J2) with the drift region 12.
  • the first conductivity type doping concentration in the drift region 12 should be about 1x10 16 cm "3 at the second P-N junction (J2).
  • the base region 16 can be made thin (e.g., 0.5 ⁇ m) without being susceptible to parasitic reach-through breakdown and can be doped relatively low to maintain the transistor's threshold voltage at about 2-3 volts.
  • an etching mask 22 including a stress relief oxide layer 22a and an oxidation barrier layer 22b (e.g., Si 3 N 4 ) is then patterned on the first face 15a to define openings which expose adjacent portions of the first face extending over the source and base regions 18 and 16.
  • the source, base and drift regions are then chemically etched to form a plurality of trenches 20.
  • each of the trenches has opposing vertical sidewalls 20a which define interfaces between the source, base and drift regions and an interior of the trench, and a trench bottom 20b in the drift region. Facing sidewalls 20a of adjacent trenches also define respective mesas 17 which may have uniform widths of about 0.5 ⁇ m at the end of processing.
  • the trenches 20 and mesas 17, which extend in a third dimension, not shown, can be of stripe or similar geometry.
  • the mesas 17 can also be polygonal (e.g., hexagonal) in shaped with the trenches 20 defining a continuous mesh when viewed from a direction normal to the face 15a.
  • the widths of the mesas 17 can be selected to improve the blocking voltage capability of the transistor.
  • the width of the mesas 17 (at the end of processing) and the doping concentration in the drift region 12 at J3 should be selected so that their product is within the range of 1x10 13 - 2x10 13 cm "2 to obtain a preferred charge concentration in the drift region 12.
  • the width of the mesas 17 and the doping concentration in the drift region 12 at J2 should be selected so that their product is within the range of 1x10 11 - 2x10 12 cm "2 .
  • FIG. 4D which illustrates a cross-section of three adjacent mesas 17, the method continues with the formation of a first electrically insulating region 24 (e.g., SiO 2 ) having a first thickness greater than 1000 A and more preferably about 3000 A, on the trench sidewalls 20a and the trench bottom 20b of each trench 20.
  • This step is preferably performed by oxidizing the etched source, base and drift regions, using the oxidation barrier layer 22b as an oxidation mask.
  • the growth of an oxide having a thickness of about 3000 A will typically consume about 0.1 ⁇ m or more of semiconductor material. Accordingly, the initial widths of the mesas 17 should be selected so that at the end of processing the widths are at the desired value of about 0.5 ⁇ m.
  • a conformal N-type first polycrystalline silicon region 26 is then deposited and etched until it is recessed in the trench to a depth just below the second P-N junction (J2).
  • This first polysilicon region 26 defines a trench-based source electrode.
  • a second electrically insulating region 28 (e.g., SiO 2 ) having a second thickness less than about 1000 A and more preferably about 500 A, is then formed on the exposed trench sidewalls 20a and on the polysilicon region 26.
  • a conformal second polycrystalline silicon region 30 is then deposited on the second electrically insulating region 28. The second polycrystalline silicon region 30 is then etched until it is recessed in the trench to a depth just below the first face 15a.
  • Steps are also preferably performed to expose the first polysilicon region 26 in a third dimension (not shown) so that subsequent contact can be made to a source electrode on the face 15a.
  • a third electrically insulating region 32 is then formed on the etched second polycrystalline silicon region 30 by oxidizing the second polycrystalline silicon region 30, as illustrated by FIG. 21.
  • the stress relief oxide layer 22a and the oxidation barrier layer 22b are then etched to expose the source region 18 and base region 16 at the first face 15a, as illustrated by FIG. 4J.
  • this power device 300 includes an active device region and an edge termination region which may extend adjacent an outermost edge of a semiconductor substrate containing the power device 300.
  • the active device region may include a plurality of unit cells which are similar to the unit cells 100 and 200 of FIGS. 2 and 3, respectively.
  • an edge termination trench is provided in the edge termination region and a uniformly thick first field plate insulating region 134 is provided which lines the sidewalls and bottom of the edge termination trench.
  • a field plate 136 comprising a material such as N-type polysilicon, is also provided on the first field plate insulating region 134.
  • a second field plate insulating region 138 is provided on the first face and this second field plate insulating region overlaps the first field plate insulating region 134.
  • a field plate extension 140 is provided. This field plate extension 140, which is electrically connected to the field plate 136, is provided on the second field plate insulating region 138 and extends opposite the face of the substrate, as illustrated. This field plate extension 140 may also comprise N-type polysilicon.
  • the field plate 136 is also preferably connected to the source electrode 128b or gate electrode 126.
  • the edge termination trench is preferably positioned so that a transition mesa region is defined between opposing sidewalls of the edge termination trench and the trench corresponding to the outermost unit cell of the device 300.
  • the transition mesa region is preferably formed to be devoid of a source region of first conductivity type. Instead, a preferred breakdown shielding region
  • the breakdown shielding region 117 may be formed at the same time the base region 116 is formed, for example. However, as illustrated best by FIG. 6 which is a cross-sectional view of an integrated power semiconductor device 300" according to a third embodiment of the present invention, the breakdown shielding region 117' may also be formed deeper (and more highly doped) than the base region 116 to further increase the likelihood that avalanche breakdown will occur in the transition mesa region instead of within the active region.
  • the use of breakdown shielding regions to improve the breakdown characteristics of power semiconductor devices is also described in commonly assigned U.S. Application Serial No.
  • the simulated potential contours were shown to be uniformly spaced in both the active and termination regions.
  • the simulated current flowlines also indicated that breakdown would occur simultaneously in both the active and termination regions so long as the breakdown shielding region 117 is electrically connected to the source electrode 128b. Accordingly, breakdown in the integrated power device 300 of FIG. 5 is not expected to be edge limited.
  • this power device 400 is a hybrid device which may contain the GD-UMOSFET unit cells of FIGS.
  • TMBS Schottky rectifier acting as a flyback diode
  • preferred charge coupling is provided by a gate electrode within a trench having a non-uniformly thick gate insulating region therein, instead of an anode electrode and a uniformly thick insulating region.
  • conventional TMBS rectifiers such as those disclosed in U.S. Patent No.
  • This hybrid power device 400 is designed so that the GD- MOSFET unit cells have very low specific on-state resistance, the modified
  • TMBS structure has very low leakage current and low on-state voltage drop and the combined hybrid structure exhibits very low parasitic inductance.
  • simulations of the hybrid device of FIG. 7 illustrate that the on-state voltage drop of both the GD-MOSFET and modified TMBS are reduced because of improved current spreading in the N+ substrate region 114.
  • the specific on-resistance R sp on can also be scaled downward by decreasing the epitaxial layer thickness of the drift region 112. This reduction in epitaxial layer thickness causes the non- rectifying junction formed between the drift region 112 and the drain region 114' (illustrated by the dotted line in FIG. 7) to move up along the sidewalls of each trench, without any other modification in the process.
  • the reduction in epitaxial layer thickness results in the formation of an interface between the bottom of the trench 120b and the drain region 114'.
  • the simulations also indicate the possibility of higher temperature operation with smaller heat sinks because of an improvement in the leakage current characteristics.
  • the hybrid device also limits the amount of parasitic inductance between the GD- MOSFET and modified TMBS rectifiers within each unit cell.
  • an increase in the depth of the base region 116 to the level illustrated by the dotted line 116' can also be used advantageously to suppress the degree of any impact ionization near the gate insulating region 124 which may arise in response to hot electron injection during avalanche breakdown.
  • steps to form the gate insulating region so that there is an overlap between the thick portion of the gate insulating region 124 (extending upward from the bottom of the trench) and the base region 116 can be used to enhance the electric field contours at the corner of the gate between the thick and thin portions and thereby shield the gate insulating region from the effects of hot electron induced instabilities during avalanche breakdown.
  • the gate insulating region 124 may have a first thickness
  • the gate insulating region 124 may have a second thickness (shown as T ⁇ of greater than about 1500A as measured between the gate electrode 126 and a second intersection between the first sidewall and the P-N junction formed between the P-base region 116 and the drift region 112.
  • T ⁇ the second thickness

Abstract

Integrated power semiconductor devices having improved high frequency switching performance, improved edge termination characteristics and reduced on-state resistance include GD-UMOSFET unit cells with upper trench-based gate electrodes and lower-trench based source electrodes. The use of the trench-based source electrode instead of a larger gate electrode reduces the gate-to-drain capacitance (CGD) of the UMOSFET and improves switching speed by reducing the amount of gate charging and discharging current that is needed during high frequency operation.

Description

POWER SEMICONDUCTOR DEVICES HAVING IMPROVED HIGH FREQUENCY SWITCHING AND BREAKDOWN CHARACTERISTICS
Field of the Invention The present invention relates to semiconductor switching devices, and more particularly to switching devices for high power applications.
Background of the Invention The silicon bipolar transistor has been the device of choice for high power applications in motor drive circuits, appliance controls, robotics and lighting ballasts. This is because bipolar transistors can be designed to handle relatively large current densities in the range of 40-50 A/cm2 and support relatively high blocking voltages in the range of 500- 1000V.
Despite the attractive power ratings achieved by bipolar transistors, there exist several fundamental drawbacks to their suitability for all high power applications. First of all, bipolar transistors are current controlled devices which require relatively large base currents, typically one fifth to one tenth of the collector current, to maintain the transistor in an operating mode. Proportionally larger base currents can be expected for applications which also require high speed turn-off. Because of the large base current demands, the base drive circuitry for controlling turn-on and turn-off is relatively complex and expensive. Bipolar transistors are also vulnerable to premature breakdown if a high current and high voltage are simultaneously applied to the device, as commonly required in inductive power circuit applications. Furthermore, it is relatively difficult to operate bipolar transistors in parallel because current diversion to a single transistor typically occurs at high temperatures, making emitter ballasting schemes necessary.
The silicon power MOSFET was developed to address this base drive problem. In a power MOSFET, the gate electrode provides turn-on and turn-off control upon the application of an appropriate gate bias. For example, turn-on in an N-type enhancement MOSFET occurs when a conductive N-type inversion layer is formed in the P-type base region (also referred to as "channel region") in response to the application of a positive gate bias. The inversion layer electrically connects the N-type source and drain regions and allows for majority carrier conduction therebetween.
The power MOSFET's gate electrode is separated from the base region by an intervening insulating layer, typically silicon dioxide. Because the gate is insulated from the base region, little if any gate current is required to maintain the MOSFET in a conductive state or to switch the
MOSFET from an on-state to an off-state or vice-versa. The gate current is kept small during switching because the gate forms a capacitor with the MOSFET's base region. Thus, only charging and discharging current ("displacement current") is required during switching. Because of the high input impedance associated with the insulated-gate electrode, minimal current demands are placed on the gate and the gate drive circuitry can be easily implemented. Moreover, because current conduction in the MOSFET occurs through majority carrier transport only, the delay associated with the recombination and storage of excess minority carriers is not present. Accordingly, the switching speed of power MOSFETs can be made orders of magnitude faster than that of bipolar transistors. Unlike bipolar transistors, power MOSFETs can be designed to withstand high current densities and the application of high voltages for relatively long durations, without encountering the destructive failure mechanism known as "second breakdown". Power MOSFETs can also be easily paralleled, because the forward voltage drop across power MOSFETs increases with increasing temperature, thereby promoting an even current distribution in parallel connected devices.
In view of these desirable characteristics, many variations of power MOSFETs have been designed. Two popular types are the double- diffused MOSFET device (DMOSFET) and the UMOSFET device. These and other power MOSFETs are described in a textbook by B.J. Baliga entitled Power Semiconductor Devices, PWS Publishing Co. (ISBN 0-534- 94098-6) (1995), the disclosure of which is hereby incorporated herein by reference. Chapter 7 of this textbook describes power MOSFETs at pages
335-425. Examples of silicon power MOSFETs including accumulation, inversion and extended trench FETs having trench gate electrodes extending into the N+ drain region are also disclosed in an article by T. Syau, P. Venkatraman and B.J. Baliga, entitled Comparison of Ultralow Specific On-Resistance UMOSFET Structures: The ACCUFET, EXTFET,
INVFET, and Convention UMOSFETs, IEEE Transactions on Electron Devices, Vol. 41 , No. 5, May (1994). As described by Syau et al., specific on-resistances in the range of 100-250 μΩcm2 were experimentally demonstrated for devices capable of supporting a maximum of 25 volts. However, the performance of these devices was limited by the fact that the forward blocking voltage must be supported across the gate oxide at the bottom of the trench.
FIG. 1 , which is a reproduction of Fig. 1 (d) from the aforementioned Syau et al. article, discloses a conventional UMOSFET structure. In the blocking mode of operation, this UMOSFET supports most of the forward blocking voltage across the N-type drift layer which must be doped at relatively low levels to obtain a high maximum blocking voltage capability, however low doping levels typically increase the on- state series resistance. Based on these competing design requirements of high blocking voltage and low on-state resistance, a fundamental figure of merit for power devices has been derived which relates specific on- resistance (Ron,sp) to the maximum blocking voltage (BV). As explained at page 373 of the aforementioned textbook to B.J. Baliga, the ideal specific on-resistance for an N-type silicon drift region is given by the following relation:
Ron,sp = 5.93x10-9 (BV)2-5 (1 )
Thus, for a device with 60 volt blocking capability, the ideal specific on- resistance is 170 μΩcm2. However, because of the additional resistance contribution from the base region (e.g., P-type base region in an N-channel MOSFET), reported specific on-resistances for UMOSFETs are typically much higher. For example, a UMOSFET having a specific on-resistance of 730 μΩcm2 is disclosed in an article by H. Chang, entitled Numerical and
Experimental Comparison of 60V Vertical Double-Diffused MOSFETs and MOSFETs With A Trench-Gate Structure, Solid-State Electronics, Vol. 32, No. 3, pp. 247-251 , (1989). However, in this device a lower-than-ideal uniform doping concentration in the drift region was required to compensate for the high concentration of field lines near the bottom corner of the trench when blocking high forward voltages. U.S. Patent Nos. 5,637,989 and 5,742,076 and U.S. Application Serial No. 08/906,916, filed August 6, 1997, the disclosures of which are hereby incorporated herein be reference, also disclose popular power semiconductor devices having vertical current carrying capability. In particular, U.S. Patent No. 5,637,898 to Baliga discloses a preferred silicon field effect transistor which is commonly referred to as a graded-doped (GD) UMOSFET. As illustrated by FIG. 2, which is a reproduction of FIG. 3 from the '898 patent, a unit cell 100 of an integrated power semiconductor device field effect transistor may have a width "Wc" of 1 μm and comprise a highly doped drain layer 114 of first conductivity type (e.g., N+) substrate, a drift layer 112 of first conductivity type having a linearly graded doping concentration therein, a relatively thin base layer 116 of second conductivity type (e.g., P-type) and a highly doped source layer 118 of first conductivity type (e.g., N+). The drift layer 112 may be formed by epitaxially growing an N-type in-situ doped monocrystalline silicon layer having a thickness of 4 μ on an N-type drain layer 114 having a thickness of 100 μm and a doping concentration of greater than 1x1018 cm"3 (e.g. 1x1019 cm"3) therein. The drift layer 112 also has a linearly graded doping concentration therein with a maximum concentration of 3x1017 cm"3 at the N+/N junction with the drain layer 114, and a minimum concentration of 1x1016 cm"3 beginning at a distance 3 μm from the N+/N junction (i.e., at a depth of 1 μm) and continuing at a uniform level to the upper face. The base layer 116 may be formed by implanting a P-type dopant such as boron into the drift layer 1 2 at an energy of 100 kEV and at a dose level of 1x1014 cm"2. The P-type dopant may then be diffused to a depth of 0.5 μm into the drift layer 112. An N-type dopant such as arsenic may also be implanted at an energy of 50 kEV and at dose level of 1x1015 cm"2. The N-type and P-type dopants can then be diffused simultaneously to a depth of 0.5 μm and 1.0 μm, respectively, to form a composite semiconductor substrate containing the drain, drift, base and source layers.
A stripe-shaped trench having a pair of opposing sidewalls 120a which extend in a third dimension (not shown) and a bottom 120b is then formed in the substrate. For a unit cell 100 having a width Wc of 1 μm, the trench is preferably formed to have a width "Wt" of 0.5 μm at the end of processing. An insulated gate electrode, comprising a gate insulating region 124 and an electrically conductive gate 126 (e.g., polysilicon), is then formed in the trench. The portion of the gate insulating region 124 extending adjacent the trench bottom 120b and the drift layer
112 may have a thickness "T.," of about 2000 Λ to inhibit the occurrence of high electric fields at the bottom of the trench and to provide a substantially uniform potential gradient along the trench sidewalls 120a. The portion of the gate insulating region 124 extending opposite the base layer 116 and the source layer 118 may have a thickness "T2" of about 500 A to maintain the threshold voltage of the device at about 2-3 volts. Simulations of the unit cell 100 at a gate bias of 15 Volts confirm that a vertical silicon field effect transistor having a maximum blocking voltage capability of 60 Volts and a specific on-resistance (Rsp,on) of 40 μΩcm2, which is four (4) times smaller than the ideal specific on-resistance of 170 μΩcm2 for a 60 volt power UMOSFET, can be achieved. Notwithstanding these excellent characteristics, the transistor of FIG. 2 may suffer from a relatively low high-frequency figure-of-merit (HFOM) if the overall gate-to-drain capacitance (CGD) is too large. Improper edge termination of the MOSFET may also prevent the maximum blocking voltage from being achieved.
Thus, notwithstanding these attempts to develop power semiconductor devices that can be switched at high speed and have high maximum blocking voltage capability and low specific on-resistance, there still continues to be a need to develop power devices having improved electrical characteristics.
Summary of the Invention It is therefore an object of the present invention to provide integrated circuit power devices having low on-state resistance and high maximum blocking voltage capability, and methods of forming same. It is another object of the present invention to provide integrated circuit power devices having excellent high frequency switching characteristics, and methods of forming same.
It is still another object of the present invention to provide integrated circuit power devices having reduced susceptibility to parasitic oxide breakdown.
These and other objects, advantages and features of the present invention are provided by integrated power semiconductor device which may comprise a plurality of graded-doped (GD) UMOSFET unit cells having, among other things, improved high frequency switching performance, improved edge termination characteristics and reduced on- state resistance. The preferred integrated power semiconductor devices may also include integral Schottky barrier flyback diodes and shielded gate insulating regions. According to one embodiment of the present invention, a GD-
UMOSFET is provided having an upper trench-based gate electrode and a lower trench-based source electrode. The use of the trench-based source electrode instead of a larger gate electrode which occupies the entire trench reduces the gate-to-drain capacitance (CGD) of the UMOSFET and thereby improves switching speed by reducing the amount of gate charging and discharging current that is needed during high frequency operation. In this embodiment of an integrated power semiconductor device, a plurality of GD-UMOSFET unit cells may be provided side-by-side in a semiconductor substrate having first and second opposing faces. Source and drain regions of first conductivity type (e.g., N+) are also provided in the substrate. The source region may extend adjacent the first face and the drain region may extend adjacent the second face. A drift region of first conductivity type is also provided in the substrate. The drift region, which forms a non-rectifying junction with the drain region, may be formed as an epitaxial layer of predetermined thickness and the doping profile in the drift region may be linearly graded and decrease in a direction from the drain region to the first face. For an enhancement mode UMOSFET device, a base region of second conductivity type (e.g., P-type) is formed in the substrate. The base region extends between the source region and the drift region and forms first and second P-N junctions therewith, respectively.
A plurality of trenches are also provided in the substrate, at the first face. These trenches may be formed as parallel stripe-shaped trenches. With respect to a particular unit cell, a first trench may be provided having opposing sidewalls when viewed in transverse cross- section. One of these sidewalls preferably extends adjacent the drift region and the base region. The first trench may also have a bottom which extends opposite the drain region. In particular, the bottom of the first trench may define an interface between an interior of the first trench and the drift region or an interior of the trench and the drain region, depending on the depth of the first trench and the thickness of the drift region. A gate electrode is also provided in the first trench. This gate electrode preferably extends opposite the base region so that an inversion layer channel can be formed in the base region when an appropriate bias is applied to the gate electrode.
According to a preferred aspect of this embodiment of the present invention, a first source electrode is also provided in the first trench and this first source electrode extends between the gate electrode and the bottom of the first trench. An electrically insulating region is also provided in the first trench. This electrically insulating region extends along the sidewalls of the first trench, between the gate electrode and the first source electrode and between the first source electrode and the bottom of the trench. The inclusion of this source electrode adjacent the bottom of the first trench improves the breakdown and high frequency switching characteristics of the UMOSFET with only minimal impact on specific on- state resistance.
According to another preferred aspect of this invention, the electrically insulating region includes a gate insulating region having a first thickness (e.g., T2<750A) as measured between the gate electrode and the sidewall of the first trench, and a source insulating region having a second thickness (e.g., Tϊ≥lδOOA) as measured between the first source electrode and the same sidewall. In addition, a second source electrode is provided on the first face, in ohmic contact with the source region. The first and second source electrodes are also electrically connected together.
Improved edge termination characteristics can also be achieved by forming a second trench which extends adjacent the first trench and defines an edge of the integrated power device comprising the plurality of side-by-side GD-UMOSFET unit cells. According to this aspect of the present invention, a uniformly thick first field plate insulating region is provided which lines the sidewalls and bottom of the second trench and a field plate is provided on the first field plate insulating region. This field plate is preferably connected to the source electrode or the gate electrode. In addition, a second field plate insulating region is provided on the first face and this second field plate insulating region is contiguous with the first field plate insulating region. A field plate extension is provided on the second field plate insulating region and extends opposite the first face. This field plate extension is electrically connected to the field plate in the second trench. To improve the edge termination and breakdown characteristics of the integrated power device even further, the second trench is positioned so that the first and second trenches define a transition mesa region therebetween. However, unlike the mesa regions which may be defined between trenches within the active area of the integrated power device, the transition mesa region is preferably formed to be devoid of a source region of first conductivity type. Instead, a preferred breakdown shielding region of second conductivity type (e.g., P+) is provided which extends to the first face and forms a third P-N junction with the drift region. Here, the breakdown shielding region may be formed deeper (and more highly doped) than the base region to increase the likelihood that avalanche breakdown will occur in the transition mesa region instead of within the active area, to thereby improve device reliability. According to still further aspects of the present invention, an integrated power semiconductor device may include an integral Schottky barrier diode (SBD) along one sidewall of a trench and a GD-UMOSFET along an opposing sidewall of the trench. In particular, a Schottky rectifying junction can be formed to a uniformly doped portion of the drift region which extends adjacent the first face. This composite SBD and GD-UMOSFET is valuable for motor control and synchronous rectifier applications. Brief Description of the Drawings
FIG. 1 is a cross-sectional view of a prior art power device. FIG. 2 is a cross-sectional view of another prior art power semiconductor device and doping profile therein.
FIG. 3 is a cross-sectional view of a unit cell of an integrated power semiconductor device and doping profile therein, according to a first embodiment of the present invention.
FIGS. 4A-4K are cross-sectional views of intermediate structures which illustrate preferred methods of forming the integrated power semiconductor device of FIG. 3. FIG. 5 is a cross-sectional view of an integrated power semiconductor device according to a second embodiment of the present invention.
FIG. 6 is a cross-sectional view of an integrated power semiconductor device according to a third embodiment of the present invention. FIG. 7 is a cross-sectional view of an integrated power semiconductor device according to a fourth embodiment of the present invention.
Description of Preferred Embodiments The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being "on" another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Moreover, the terms "first conductivity type" and "second conductivity type" refer to opposite conductivity types such as N or P-type, however, each embodiment described and illustrated herein includes its complementary embodiment as well. Like numbers refer to like elements throughout. Referring now to FIG. 3, an integrated power semiconductor device according to a first embodiment of the present invention will be described. In particular, a unit cell 200 of a preferred integrated power semiconductor device has a predetermined width "Wc" (e.g., 1 μm) and comprises a highly doped drain layer 114 of first conductivity type (e.g., N+), a drift layer 112 of first conductivity type having a linearly graded doping concentration therein, a relatively thin base layer 116 of second conductivity type (e.g., P-type) and a highly doped source layer 118 of first conductivity type (e.g., N+). A source electrode 128b and drain electrode 130 may also be provided at the first and second faces, in ohmic contact with the source layer 118 and drain layer 114, respectively. The source electrode 128b also preferably forms an ohmic contact with the base layer 116 in a third dimension (not shown). The drift layer 112 may be formed by epitaxially growing an N-type in-situ doped monocrystalline silicon layer having a thickness of about 4 μm on an N-type drain layer 114 (e.g., N+ substrate) having a thickness of 100 μm and a first conductivity type doping concentration of greater than about 1x1018 cm 3 (e.g. 1x1019 cm'3) therein. As illustrated, the drift layer 112 may have a linearly graded doping concentration therein with a maximum concentration of greater than about 5x1016 cm"3 (e.g., 3x1017 cm'3) at the N+/N non-rectifying junction with the drain layer 114 and a minimum concentration of 1x1016 cm"3 at a depth of 1 μm and continuing at a uniform level to the upper face. The base layer 116 may be formed by implanting P-type dopants such as boron into the drift layer 112 at an energy of 100 kEV and at a dose level of 1x1014 cm"2, for example. The P-type dopants may then be diffused to a depth of 0.5 μm into the drift layer 112. An N-type dopant such as arsenic may then be implanted at an energy of 50 kEV and at dose level of 1x1015 cm"2. The N-type and P-type dopants are then diffused simultaneously to a depth of 0.5 μm and 1.0 μm, respectively, to form a composite semiconductor substrate containing the drain, drift, base and source layers. As illustrated by FIG. 3, the first conductivity type (e.g., N-type) doping concentration in the drift layer 112 is preferably less than about 5x1016 cm"3 at the P-N junction with the base layer 116 (i.e., second P-N junction), and more preferably only about 1x1016 cm"3 at the P-N junction with the base layer 116. The second conductivity type (e.g., P-type) doping concentration in the base layer 116 is also preferably greater than about 5x1016 cm"3 at the P-N junction with the source layer 118 (i.e., first P- N junction). Furthermore, according to a preferred aspect of the present invention, the second conductivity type doping concentration in the base layer 116 at the first P-N junction (e.g., 1x1017 cm"3) is about ten times greater than the first conductivity type doping concentration in the drift region at the second P-N junction (e.g., 1x1016 cm"3).
A stripe-shaped trench having a pair of opposing sidewalls 120a which extend in a third dimension (not shown) and a bottom 120b is then formed in the substrate. For a unit cell 100 having a width Wc of 1 μm, the trench is preferably formed to have a width "Wt" of 0.5 μm at the end of processing. A gate electrode/source electrode insulating region 125, a gate electrode 127 (e.g., polysilicon) and a trench-based source electrode 128a (e.g., polysilicon) are also formed in the trench. Because the gate electrode 127 is made relatively small and does not occupy the entire trench, the amount of gate charge required to drive the unit cell 200 during switching is much smaller than the amount of gate charge required to drive the unit cell 100 of FIG. 2 (assuming all other parameters and dimensions are equal), as described more fully hereinbelow. Here, the trench-based source electrode 128a is electrically connected to the source electrode 128b in a third dimension (not shown). The portion of the gate electrode/source electrode insulating region 125 extending adjacent the trench bottom 120b and the drift layer 112 may also have a thickness ,rTY' in a range between about 1500A and 3000A, for example, to inhibit the occurrence of high electric field crowding at the bottom corners of the trench and to provide a substantially uniform potential gradient along the trench sidewalls 120a. However, the portion of the gate electrode/source electrode insulating region 125 extending opposite the base layer 116 and the source layer 118 preferably has a thickness "T2" of less than about 750 A, and more preferably about 500 A to maintain the threshold voltage of the device at about 2-3 volts.
Numerical simulations of the unit cell 200 of FIG. 3 were performed using a drift region doping concentration which increased from a value of 1x1016 cm"3 at a depth of 1 micron to a value of 2x1017 cm"3 at a trench depth (TD) of 5 microns. The thin portion of the gate/source electrode insulating region 125 extended to 1.2 microns of a total trench depth of 4.7 microns and had a thickness of 500A. The thick portion of the gate/source electrode insulating region 125 had a thickness of 3000Λ. The N+ source layer 118 depth was set to 0.3 microns, and the depth of the P- type base region 116 was set to 0.9 microns. A half-cell width of 1 micron was used based on 1 micron design rules. The polysilicon gate electrode 127 extended to 1.2 microns and the polysilicon source electrode 128a extended from 1.5 microns to 4.4 microns. Based on these parameters, the specific on-resistance (Ron,sp) at a gate bias of 15 volts was found to be 114 microOhm cm2 and the device blocked more than 60 volts.
Comparisons of the potential distributions and contours in the device of FIG. 3 at a drain bias of 60 volts, against the device of FIG. 2, indicated essentially no change in the electric field profile within the drift region. This finding suggests that the trench-based source electrode 128a does not upset the degree of charge coupling and field distribution required to obtain high performance operation. Moreover, even though the specific on- resistance of the device of FIG. 3 was about 20% greater than the specific on-resistance of the device of FIG. 2, the high frequency figure-of-merit (HFOM), defined as ( on,sp(QGs+QGD))" . where QGS and QGD represent the gate-source and gate-drain charge per unit area, was also calculated to be three (3) times better than the HFOM for the device of FIG. 2. This result means the device of FIG. 3 is very suitable for high frequency operation.
Referring now to FIGS. 4A-4K, a preferred method of forming the integrated power semiconductor device of FIG. 3 will be described. As illustrated best by FIG. 4A, the method begins with the step of forming a semiconductor substrate 10 by epitaxially growing a drift region 12 of first conductivity type (e.g., N-type) on a highly doped drain region 14 of first conductivity type which has a doping concentration greater than 1x1018 cm"3 therein. Computer controlled in-situ doping of the drift region 12 is also preferably performed during the epitaxial growth step so that the drift region 12 has a linearly graded (or step graded) first conductivity type doping concentration therein which decreases in a direction away from the drain region 14. In particular, the drift region 12 is preferably doped so that the doping concentration of the drift region 12 at the abrupt non-rectifying junction (J3) is greater than about 1x1017 cm"3 and more preferably about
3x1017 cm"3, but less than 5x1016 cm"3 at the first face 15a and more preferably only about 1x1016 cm"3 at the first face 15a.
Referring now to FIG. 4B, a thin base region 16 is then formed in the substrate 10 by patterning a first implant mask (not shown) on the first face 15a and then performing an implant of second conductivity type dopants through the first mask. The implanted second conductivity type dopants can then be diffused into the drift region 12 to an initial depth of about 0.5 μm, for example. These steps are then preferably followed by the steps of patterning a second implant mask (not shown) on the first face 15a and performing an implant of first conductivity type dopants through the second mask. The second mask is also preferably patterned in a third dimension (not shown) so that portions of the underlying base region 16 do not receive the implanted source dopants. These portions of the base region 16 which extend to the first face 15a can be ohmically contacted by a source electrode at the end of processing. The implanted first conductivity type dopants and the second conductivity type dopants can then be diffused to a depth of about 0.5 μm and 1.0 μm, respectively, to provide a base region thickness "Tc" of about 0.5 μm. Preferably, boron (B) is used as a P-type dopant and is implanted at a dose level of about 1x1014 cm"2 and at an energy of 100 keV. Arsenic (As) is preferably used as an N-type dopant and is implanted at a dose level of about 1x 015 cm"2 and at an energy of 50 KeV.
As will be understood by those skilled in the art, the implant and diffusion steps will cause the doping profile of the second conductivity type dopants in the substrate 10 to be generally gaussian in shape and have a maximum value at the first face 15a. The doping concentration in the base region 16 will also have a maximum value adjacent the source region 18 and a minimum value adjacent the drift region 12. In particular, the implant and diffusion steps may be performed so that the first conductivity type dopant concentration of the source region 18 at the first face 15a is greater than 1x1018 cm"3 and the second conductivity type dopant concentration in the base region 16 is greater than about 1x1017 cm"3 at a first P-N junction (J1) with the source region 18, but less than about 5x1016 cm"3 and more preferably only about 1x1016 cm"3 at the second P-N junction (J2) with the drift region 12. To meet these criteria, the first conductivity type doping concentration in the drift region 12 should be about 1x1016 cm"3 at the second P-N junction (J2). Because of this relatively low value of 1x1016 cm"3 in the drift region 12, the base region 16 can be made thin (e.g., 0.5 μm) without being susceptible to parasitic reach-through breakdown and can be doped relatively low to maintain the transistor's threshold voltage at about 2-3 volts.
Referring now to FIG. 4C, an etching mask 22 including a stress relief oxide layer 22a and an oxidation barrier layer 22b (e.g., Si3N4) is then patterned on the first face 15a to define openings which expose adjacent portions of the first face extending over the source and base regions 18 and 16. The source, base and drift regions are then chemically etched to form a plurality of trenches 20. As illustrated, each of the trenches has opposing vertical sidewalls 20a which define interfaces between the source, base and drift regions and an interior of the trench, and a trench bottom 20b in the drift region. Facing sidewalls 20a of adjacent trenches also define respective mesas 17 which may have uniform widths of about 0.5 μm at the end of processing. The trenches 20 and mesas 17, which extend in a third dimension, not shown, can be of stripe or similar geometry. The mesas 17 can also be polygonal (e.g., hexagonal) in shaped with the trenches 20 defining a continuous mesh when viewed from a direction normal to the face 15a. As explained more fully hereinbeiow, the widths of the mesas 17 can be selected to improve the blocking voltage capability of the transistor. In particular, the width of the mesas 17 (at the end of processing) and the doping concentration in the drift region 12 at J3 should be selected so that their product is within the range of 1x1013 - 2x1013 cm"2 to obtain a preferred charge concentration in the drift region 12. In addition, the width of the mesas 17 and the doping concentration in the drift region 12 at J2 should be selected so that their product is within the range of 1x1011 - 2x1012 cm"2. Referring now to FIG. 4D which illustrates a cross-section of three adjacent mesas 17, the method continues with the formation of a first electrically insulating region 24 (e.g., SiO2) having a first thickness greater than 1000 A and more preferably about 3000 A, on the trench sidewalls 20a and the trench bottom 20b of each trench 20. This step is preferably performed by oxidizing the etched source, base and drift regions, using the oxidation barrier layer 22b as an oxidation mask. As will be understood by those skilled in the art, the growth of an oxide having a thickness of about 3000 A will typically consume about 0.1 μm or more of semiconductor material. Accordingly, the initial widths of the mesas 17 should be selected so that at the end of processing the widths are at the desired value of about 0.5 μm.
Referring now to FIGS. 4E-4K, a conformal N-type first polycrystalline silicon region 26 is then deposited and etched until it is recessed in the trench to a depth just below the second P-N junction (J2). This first polysilicon region 26 defines a trench-based source electrode.
An oxide etching step is then performed to remove the first electrically insulating region 24 from the portions of the sidewalls 20a which extend adjacent the etched source and base regions 18 and 16, as illustrated best by FIG. 2F. Referring now to FIG. 4G, a second electrically insulating region 28 (e.g., SiO2) having a second thickness less than about 1000 A and more preferably about 500 A, is then formed on the exposed trench sidewalls 20a and on the polysilicon region 26. Referring now to FIG. 2H, a conformal second polycrystalline silicon region 30 is then deposited on the second electrically insulating region 28. The second polycrystalline silicon region 30 is then etched until it is recessed in the trench to a depth just below the first face 15a. Steps are also preferably performed to expose the first polysilicon region 26 in a third dimension (not shown) so that subsequent contact can be made to a source electrode on the face 15a. A third electrically insulating region 32 is then formed on the etched second polycrystalline silicon region 30 by oxidizing the second polycrystalline silicon region 30, as illustrated by FIG. 21. The stress relief oxide layer 22a and the oxidation barrier layer 22b (e.g., Si3N4) are then etched to expose the source region 18 and base region 16 at the first face 15a, as illustrated by FIG. 4J. A source metal contact layer 34 is then deposited on the first face 15a and a drain metal contact layer 36 is deposited on an opposing second face 15b to form ohmic contacts to the source, base and first polysilicon regions (18, 16 and 26) and drain region 14, respectively, as illustrated by FIG. 4K. Referring now to FIG. 5, an integrated power semiconductor device 300 according to a second embodiment of the present invention will be described. As illustrated, this power device 300 includes an active device region and an edge termination region which may extend adjacent an outermost edge of a semiconductor substrate containing the power device 300. According to one aspect of this embodiment, the active device region may include a plurality of unit cells which are similar to the unit cells 100 and 200 of FIGS. 2 and 3, respectively. However, to improve edge termination characteristics, an edge termination trench is provided in the edge termination region and a uniformly thick first field plate insulating region 134 is provided which lines the sidewalls and bottom of the edge termination trench. A field plate 136, comprising a material such as N-type polysilicon, is also provided on the first field plate insulating region 134. In addition, a second field plate insulating region 138 is provided on the first face and this second field plate insulating region overlaps the first field plate insulating region 134. To complete the field plate structure, a field plate extension 140 is provided. This field plate extension 140, which is electrically connected to the field plate 136, is provided on the second field plate insulating region 138 and extends opposite the face of the substrate, as illustrated. This field plate extension 140 may also comprise N-type polysilicon. The field plate 136 is also preferably connected to the source electrode 128b or gate electrode 126.
To improve the edge termination and breakdown characteristics of the integrated power device 300 even further, the edge termination trench is preferably positioned so that a transition mesa region is defined between opposing sidewalls of the edge termination trench and the trench corresponding to the outermost unit cell of the device 300. However, unlike the mesa regions which are defined between trenches within the active device region of the integrated power device 300, the transition mesa region is preferably formed to be devoid of a source region of first conductivity type. Instead, a preferred breakdown shielding region
117 of second conductivity type (e.g., P-type) is provided. The breakdown shielding region 117 may be formed at the same time the base region 116 is formed, for example. However, as illustrated best by FIG. 6 which is a cross-sectional view of an integrated power semiconductor device 300" according to a third embodiment of the present invention, the breakdown shielding region 117' may also be formed deeper (and more highly doped) than the base region 116 to further increase the likelihood that avalanche breakdown will occur in the transition mesa region instead of within the active region. The use of breakdown shielding regions to improve the breakdown characteristics of power semiconductor devices is also described in commonly assigned U.S. Application Serial No. 09/167,298, filed October 6, 1998, entitled "Rugged Schottky Barrier Rectifiers Having Improved Avalanche Breakdown Characteristics", the disclosure of which is hereby incorporated herein by reference. Numerical simulations of the unit cell 300 of FIG. 5 were performed using a drift region doping concentration which increased from a value of 1x1016 cm"3 at a depth of 1 micron to a value of 2x1017 cm"3 at a trench depth (TD) of 5 microns. The thin portion of the gate electrode insulating region 124 had a thickness of 50θA, the thick portion of the gate electrode insulating region 124 had a thickness of 3000A and the first field plate insulating region 134 had a uniform thickness of 3000A. Based on these parameters, the simulated potential contours were shown to be uniformly spaced in both the active and termination regions. The simulated current flowlines also indicated that breakdown would occur simultaneously in both the active and termination regions so long as the breakdown shielding region 117 is electrically connected to the source electrode 128b. Accordingly, breakdown in the integrated power device 300 of FIG. 5 is not expected to be edge limited. Moreover, in applications where the GD- MOSFET unit cells in the active region are expected to be frequently driven into avalanche breakdown, it is preferable to move the location of avalanche breakdown to the more highly doped and deeper breakdown shielding region 117" within the device 300" of FIG. 6. In particular, by increasing the depth of the breakdown shielding region 117', the breakdown voltage can be decreased to a level which will provide sufficient protection to the unit cells in the active device area and improve the lifetime and reliability of the overall device 300'. In addition, as described more fully hereinbeiow with respect to FIG. 7, the breakdown voltage and the specific on-resistance Rsp on can also be scaled downward by decreasing the epitaxial layer thickness of the drift region 112. Referring now to FIG. 7, an integrated power semiconductor device 400 according to a fourth embodiment of the present invention will be described. As illustrated, this power device 400 is a hybrid device which may contain the GD-UMOSFET unit cells of FIGS. 2 and 3 (having non-uniformly thick gate insulating regions therein) extending adjacent one sidewall of each trench in the active region and a modified TMBS Schottky rectifier (acting as a flyback diode) extending adjacent an opposing sidewall of each trench. In the modified TMBS Schottky rectifier illustrated on the left side of the unit cell of FIG. 7, preferred charge coupling is provided by a gate electrode within a trench having a non-uniformly thick gate insulating region therein, instead of an anode electrode and a uniformly thick insulating region. Moreover, whereas conventional TMBS rectifiers, such as those disclosed in U.S. Patent No. 5,612,567 to Baliga which is hereby incorporated herein by reference, include a linearly graded drift region doping concentration which extends all the way to the Schottky rectifying junction at the face, a uniformly doped region extends adjacent the Schottky rectifying junction in the modified TMBS rectifier of FIG. 7. As illustrated, this uniformly doped portion of the drift region has a doping concentration of 1x1016 cm"3 therein. The advantages of including a uniformly doped region adjacent the Schottky rectifying junction in a TMBS device are more fully described in the aforementioned application entitled "Rugged Schottky Barrier Rectifiers Having Improved Avalanche Breakdown Characteristics".
This hybrid power device 400 is designed so that the GD- MOSFET unit cells have very low specific on-state resistance, the modified
TMBS structure has very low leakage current and low on-state voltage drop and the combined hybrid structure exhibits very low parasitic inductance. In particular, simulations of the hybrid device of FIG. 7 illustrate that the on-state voltage drop of both the GD-MOSFET and modified TMBS are reduced because of improved current spreading in the N+ substrate region 114. The specific on-resistance Rsp on can also be scaled downward by decreasing the epitaxial layer thickness of the drift region 112. This reduction in epitaxial layer thickness causes the non- rectifying junction formed between the drift region 112 and the drain region 114' (illustrated by the dotted line in FIG. 7) to move up along the sidewalls of each trench, without any other modification in the process. Accordingly, the reduction in epitaxial layer thickness (or increase in trench depth) results in the formation of an interface between the bottom of the trench 120b and the drain region 114'. The simulations also indicate the possibility of higher temperature operation with smaller heat sinks because of an improvement in the leakage current characteristics. The hybrid device also limits the amount of parasitic inductance between the GD- MOSFET and modified TMBS rectifiers within each unit cell.
As further illustrated by FIG. 7, an increase in the depth of the base region 116 to the level illustrated by the dotted line 116' can also be used advantageously to suppress the degree of any impact ionization near the gate insulating region 124 which may arise in response to hot electron injection during avalanche breakdown. In particular, steps to form the gate insulating region so that there is an overlap between the thick portion of the gate insulating region 124 (extending upward from the bottom of the trench) and the base region 116 can be used to enhance the electric field contours at the corner of the gate between the thick and thin portions and thereby shield the gate insulating region from the effects of hot electron induced instabilities during avalanche breakdown. Accordingly, the gate insulating region 124 may have a first thickness
(shown as T2) of less than about 75θA as measured between the gate electrode 126 and a first intersection between the first sidewall and the P-N junction formed between the source region 118 and P-base region 116. In addition, the gate insulating region 124 may have a second thickness (shown as T^ of greater than about 1500A as measured between the gate electrode 126 and a second intersection between the first sidewall and the P-N junction formed between the P-base region 116 and the drift region 112. Moreover, because of the illustrated graded doping profile of the base region 116 which falls off near the base/drift region junction, it is still possible to form an inversion layer channel across the entire base region
116 even though the gate oxide thickness is relatively large (e.g., 3000A) at the drain side of the base region 116. Designing the unit cell to provide this gate shielding advantage may, however, result in some increase in the specific on-state resistance of the device. In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims

THAT WHICH IS CLAIMED IS:
1. A field effect transistor, comprising: a semiconductor substrate having first and second opposing faces; a source region of first conductivity type in said substrate, adjacent the first face; a drain region of first conductivity type in said substrate, adjacent the second face; a drift region of first conductivity type in said substrate, said drift region forming a non-rectifying junction with said drain region; a base region of second conductivity type in said substrate, said base region extending between said source region and said drift region and forming first and second P-N junctions therewith, respectively; a first trench in said substrate at the first face, said first trench having a sidewall extending adjacent said drift region and said base region and a bottom extending opposite said drain region; a gate electrode in said first trench, extending opposite said base region; a first source electrode in said first trench, said first source electrode extending between said gate electrode and the bottom of said first trench; and an electrically insulating region in said first trench, said electrically insulating region extending along the sidewall of said first trench and between said gate electrode and said first source electrode.
2. The transistor of Claim 1 , wherein said drift region has a graded first conductivity type doping concentration therein which decreases in a direction from said drain region to said base region.
3. The transistor of Claim 1 , wherein said electrically insulating region includes a gate insulating region having a first thickness as measured between said gate electrode and the sidewall of said first trench, and a source insulating region having a second thickness as measured between said first source electrode and the sidewall of said first trench; and wherein the second thickness is greater than the first thickness.
4. The transistor of Claim 2, wherein said electrically insulating region includes a gate insulating region having a first thickness as measured between said gate electrode and the sidewall of said first trench, and a source insulating region having a second thickness as measured between said first source electrode and the sidewall of said first trench; and wherein the second thickness is greater than the first thickness.
5. The transistor of Claim 1 , further comprising a second source electrode on the first face, ohmically contacting said source region; and wherein said first and second source electrodes are electrically connected together.
6. The transistor of Claim 2, further comprising a second source electrode on the first face, ohmically contacting said source region; and wherein said first and second source electrodes are electrically connected together.
7. The transistor of Claim 2, wherein the first conductivity type doping concentration in said drift region is less than about 5x1016 cm"3 at the second P-N junction; and wherein the first conductivity type doping concentration in said drift region is greater than about 5x1016 cm"3 at the non-rectifying junction.
8. The transistor of Claim 7, wherein the second conductivity type doping concentration in said base region is greater than about 5x1016 cm"3 at the first P-N junction; and wherein the first conductivity type doping concentration in said drift region at the non-rectifying junction is greater than the second conductivity type doping concentration in said base region at the first P-N junction.
9. The transistor of Claim 7, wherein the second conductivity type doping concentration in said base region at the first P-N junction is about ten times greater than the first conductivity type doping concentration in said drift region at the second P-N junction.
10. The transistor of Claim 4, wherein the first thickness is less than about 75θA; and wherein the second thickness is greater than about 1500A.
11. The transistor of Claim 1 , further comprising: a second trench in said substrate at the first face, adjacent said first trench; a first field plate insulating region lining said second trench; and a field plate on said first field plate insulating region.
12. The transistor of Claim 4, further comprising: a second trench in said substrate at the first face, adjacent said first trench; a first field plate insulating region having a uniform thickness lining said second trench; and a field plate in said second trench, on said first field plate insulating region.
13. The transistor of Claim 11 , further comprising: a second field plate insulating region on the first face; and a field plate extension on the second field plate insulating region, opposite the first face.
14. The transistor of Claim 13, wherein said field plate extension and said field plate are electrically connected together and are electrically connected to said gate electrode or said first source electrode.
15. The transistor of Claim 12, further comprising: a second field plate insulating region on the first face; and a field plate extension on the second field plate insulating region, opposite the first face.
16. The transistor of Claim 15, wherein said field plate extension and said field plate are electrically connected together and are electrically connected to said gate electrode or said first source electrode.
17. The transistor of Claim 12, wherein said first and second trenches define a transition mesa region therebetween; and wherein said transition mesa region comprises a breakdown shielding region of second conductivity type therein which forms a third P-N junction with said drift region.
18. The transistor of Claim 17, further comprising a second source electrode on the first face, ohmically contacting said source region; and wherein said first and second source electrodes are electrically connected together and to said breakdown shielding region.
19. The transistor of Claim 18, wherein said transition mesa region is devoid of a source region of first conductivity type therein.
20. The transistor of Claim 18, wherein a distance between the first face and the third P-N junction is greater than a distance between the first face and the second P-N junction.
21. The transistor of Claim 20, wherein said breakdown shielding region is more highly doped than said base region.
22. The transistor of Claim 4, wherein the bottom of said trench defines an interface between said electrically insulating region and said drain region.
23. A semiconductor switching device, comprising: a semiconductor substrate having first and second opposing faces; a drain region of first conductivity type in said substrate, adjacent the second face; a drift region of first conductivity type in said substrate, said drift region forming a non-rectifying junction with said drain region; a trench in said substrate at the first face, said trench having first and second opposing sidewalls which extend into said drift region; a source region of first conductivity type in said substrate, said source region extending opposite the first sidewall of said trench and adjacent the first face; a base region of second conductivity type in said substrate, said base region extending between said source region and said drift region and forming first and second P-N junctions therewith, respectively; a gate electrode insulating region lining the first and second sidewalls of said trench; a gate electrode in said trench, on said gate electrode insulating region; a Schottky contact adjacent the first face, said Schottky contact forming a Schottky rectifying junction with a portion of said drift region extending opposite the second sidewall of said trench; a first source electrode disposed between said gate electrode and a bottom of said trench; and a second source electrode on the first face, ohmically contacting said source region.
24. The device of Claim 23, wherein said drift region has a graded first conductivity type doping concentration therein which decreases in a direction from said drain region to said base region.
25. The device of Claim 24, wherein said drift region includes a uniformly doped region of first conductivity type therein extending adjacent the first face; and wherein said Schottky contact forms a Schottky rectifying junction with said uniformly doped region.
26. The device of Claim 25, wherein a thickness of said gate electrode insulating region as measured between said gate electrode and said base region is less than about 750A; and wherein a thickness of said gate electrode insulating region as measured between said gate electrode and said drift region is greater than about 1500A.
28. The device of Claim 24, wherein a bottom of said trench defines an interface between said gate electrode insulating region and said drain region.
29. A UMOSFET, comprising: a semiconductor substrate; a first trench in said substrate; an insulated gate electrode in said first trench; and a source electrode in said first trench, extending between said insulated gate electrode and a bottom of said first trench.
30. The UMOSFET of Claim 29, wherein said substrate contains a graded-doped drift region therein.
31. The UMOSFET of Claim 29, further comprising: a second trench in said substrate, adjacent said first trench; a first field plate insulating region lining said second trench; and a field plate on said first field plate insulating region.
32. The UMOSFET of Claim 31 , further comprising: a second field plate insulating region on a face of said substrate; and a field plate extension on the second field plate insulating region and electrically connected to said field plate.
33. The UMOSFET of Claim 32, wherein said field plate extension and said field plate are electrically connected to said gate electrode or said source electrode.
34. The UMOSFET of Claim 29, further comprising a Schottky rectifying contact on said substrate, adjacent said first trench.
35. A vertical power device, comprising: a trench in a semiconductor substrate; a source region of first conductivity type in the semiconductor substrate; an insulated first source electrode in and adjacent a bottom of said trench; a second source electrode on the substrate, electrically coupled to said source region and said insulated first source electrode; and an insulated gate electrode in and adjacent a top of said trench.
36. The device of Claim 35, wherein said trench has first and second opposing sidewalls; and wherein said second source electrode forms an ohmic contact with a portion of said source region extending adjacent the first sidewall and forms a Schottky rectifying contact with a portion of the semiconductor substrate extending adjacent the second sidewall.
37. The device of Claim 35, further comprising: a base region of second conductivity type in a portion of the semiconductor substrate extending adjacent a first sidewall of said trench; and a breakdown shielding region of second conductivity type in a portion of the semiconductor substrate extending adjacent a second sidewall of said trench.
38. The device of Claim 37, wherein said breakdown shielding region is more highly doped than said base region.
39. The device of Claim 37, wherein said breakdown shielding region extends adjacent the second sidewall of said trench.
40. The device of Claim 38, wherein said breakdown shielding region extends deeper into the semiconductor substrate than said base region.
41. The device of Claim 39, wherein said breakdown shielding region extends deeper into the semiconductor substrate than said base region.
PCT/US1999/024539 1998-10-26 1999-10-20 Power semiconductor devices having improved high frequency switching and breakdown characteristics WO2000025365A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP99971151.8A EP1145327B2 (en) 1998-10-26 1999-10-20 Power semiconductor devices having improved high frequency switching and breakdown characteristics
DE69938562.8T DE69938562T3 (en) 1998-10-26 1999-10-20 Power semiconductor devices with improved high frequency circuit and breakdown characteristics
AU12136/00A AU1213600A (en) 1998-10-26 1999-10-20 Power semiconductor devices having improved high frequency switching and breakdown characteristics
JP2000578852A JP4790908B2 (en) 1998-10-26 1999-10-20 Power semiconductor devices with improved high-frequency switching and breakdown characteristics

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/178,845 1998-10-26
US09/178,845 US5998833A (en) 1998-10-26 1998-10-26 Power semiconductor devices having improved high frequency switching and breakdown characteristics

Publications (2)

Publication Number Publication Date
WO2000025365A2 true WO2000025365A2 (en) 2000-05-04
WO2000025365A3 WO2000025365A3 (en) 2001-09-07

Family

ID=22654148

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/024539 WO2000025365A2 (en) 1998-10-26 1999-10-20 Power semiconductor devices having improved high frequency switching and breakdown characteristics

Country Status (8)

Country Link
US (2) US5998833A (en)
EP (1) EP1145327B2 (en)
JP (1) JP4790908B2 (en)
KR (1) KR100628938B1 (en)
AT (1) ATE392715T1 (en)
AU (1) AU1213600A (en)
DE (1) DE69938562T3 (en)
WO (1) WO2000025365A2 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002083963A (en) * 2000-06-30 2002-03-22 Toshiba Corp Semiconductor element
JP2004507882A (en) * 2000-06-16 2004-03-11 ゼネラル セミコンダクター,インク. Semiconductor trench device with improved gate oxide layer integrity
JP2005528796A (en) * 2002-05-31 2005-09-22 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Trench gate semiconductor device and manufacturing method
US7189620B2 (en) 2001-10-30 2007-03-13 Mitsubishi Denki Kabushiki Kaisha Semiconductor device including a channel stop structure and method of manufacturing the same
US7494876B1 (en) 2005-04-21 2009-02-24 Vishay Siliconix Trench-gated MIS device having thick polysilicon insulation layer at trench bottom and method of fabricating the same
US7868381B1 (en) 2002-03-22 2011-01-11 Vishay-Siliconix Structures of and methods of fabricating trench-gated MIS devices
WO2015114802A1 (en) * 2014-01-31 2015-08-06 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit device and power supply system
US9825167B2 (en) 2010-03-03 2017-11-21 Renesas Electronics Corporation Method of manufacturing a P-channel power MOSFET
US9893168B2 (en) 2009-10-21 2018-02-13 Vishay-Siliconix Split gate semiconductor device with curved gate oxide profile
US10234486B2 (en) 2014-08-19 2019-03-19 Vishay/Siliconix Vertical sense devices in vertical trench MOSFET
US10453953B2 (en) 2010-03-02 2019-10-22 Vishay-Siliconix Structures and methods of fabricating dual gate devices
US11114559B2 (en) 2011-05-18 2021-09-07 Vishay-Siliconix, LLC Semiconductor device having reduced gate charges and superior figure of merit
US11217541B2 (en) 2019-05-08 2022-01-04 Vishay-Siliconix, LLC Transistors with electrically active chip seal ring and methods of manufacture
US11218144B2 (en) 2019-09-12 2022-01-04 Vishay-Siliconix, LLC Semiconductor device with multiple independent gates

Families Citing this family (327)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6621121B2 (en) * 1998-10-26 2003-09-16 Silicon Semiconductor Corporation Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes
US6545316B1 (en) * 2000-06-23 2003-04-08 Silicon Wireless Corporation MOSFET devices having linear transfer characteristics when operating in velocity saturation mode and methods of forming and operating same
US5998833A (en) * 1998-10-26 1999-12-07 North Carolina State University Power semiconductor devices having improved high frequency switching and breakdown characteristics
US6351018B1 (en) 1999-02-26 2002-02-26 Fairchild Semiconductor Corporation Monolithically integrated trench MOSFET and Schottky diode
US6191447B1 (en) 1999-05-28 2001-02-20 Micro-Ohm Corporation Power semiconductor devices that utilize tapered trench-based insulating regions to improve electric field profiles in highly doped drift region mesas and methods of forming same
GB9917099D0 (en) 1999-07-22 1999-09-22 Koninkl Philips Electronics Nv Cellular trench-gate field-effect transistors
JP2001085685A (en) 1999-09-13 2001-03-30 Shindengen Electric Mfg Co Ltd Transistor
GB0002235D0 (en) 2000-02-02 2000-03-22 Koninkl Philips Electronics Nv Trenched schottky rectifiers
DE60140350D1 (en) * 2000-03-17 2009-12-17 Gen Semiconductor Inc DMOS transistor cell with a trench gate electrode, and corresponding DMOS transistor and method for its production
EP1170803A3 (en) * 2000-06-08 2002-10-09 Siliconix Incorporated Trench gate MOSFET and method of making the same
EP1162665A3 (en) * 2000-06-08 2002-10-09 Siliconix Incorporated Trench gate MIS device and method of fabricating the same
US6781194B2 (en) * 2001-04-11 2004-08-24 Silicon Semiconductor Corporation Vertical power devices having retrograded-doped transition regions and insulated trench-based electrodes therein
US6784486B2 (en) * 2000-06-23 2004-08-31 Silicon Semiconductor Corporation Vertical power devices having retrograded-doped transition regions therein
DE10038177A1 (en) * 2000-08-04 2002-02-21 Infineon Technologies Ag Semiconductor switching element with two control electrodes which can be controlled by means of a field effect
US6437386B1 (en) 2000-08-16 2002-08-20 Fairchild Semiconductor Corporation Method for creating thick oxide on the bottom surface of a trench structure in silicon
US7745289B2 (en) 2000-08-16 2010-06-29 Fairchild Semiconductor Corporation Method of forming a FET having ultra-low on-resistance and low gate charge
US6818946B1 (en) * 2000-08-28 2004-11-16 Semiconductor Components Industries, L.L.C. Trench MOSFET with increased channel density
US6309929B1 (en) * 2000-09-22 2001-10-30 Industrial Technology Research Institute And Genetal Semiconductor Of Taiwan, Ltd. Method of forming trench MOS device and termination structure
WO2002041402A2 (en) * 2000-11-16 2002-05-23 Silicon Wireless Corporation Discrete and packaged power devices for radio frequency (rf) applications and methods of forming same
GB0028031D0 (en) * 2000-11-17 2001-01-03 Koninkl Philips Electronics Nv Trench-gate field-effect transistors and their manufacture
US6768171B2 (en) 2000-11-27 2004-07-27 Power Integrations, Inc. High-voltage transistor with JFET conduction channels
US6509220B2 (en) 2000-11-27 2003-01-21 Power Integrations, Inc. Method of fabricating a high-voltage transistor
US20030091556A1 (en) * 2000-12-04 2003-05-15 Ruoslahti Erkki I. Methods of inhibiting tumor growth and angiogenesis with anastellin
DE10061529A1 (en) * 2000-12-11 2002-06-27 Infineon Technologies Ag Semiconductor component arranged in a semiconductor body used as a MOSFET comprises a source zone and a drain zone both, a body zone arranged between the source and drain zones, and a gate electrode insulated from the body via a dielectric
US6420768B1 (en) * 2000-12-15 2002-07-16 General Semiconductor, Inc. Trench schottky barrier rectifier and method of making the same
US6424007B1 (en) 2001-01-24 2002-07-23 Power Integrations, Inc. High-voltage transistor with buried conduction layer
US6710403B2 (en) 2002-07-30 2004-03-23 Fairchild Semiconductor Corporation Dual trench power MOSFET
US6818513B2 (en) 2001-01-30 2004-11-16 Fairchild Semiconductor Corporation Method of forming a field effect transistor having a lateral depletion structure
US6916745B2 (en) 2003-05-20 2005-07-12 Fairchild Semiconductor Corporation Structure and method for forming a trench MOSFET having self-aligned features
US6803626B2 (en) 2002-07-18 2004-10-12 Fairchild Semiconductor Corporation Vertical charge control semiconductor device
JP2002270840A (en) * 2001-03-09 2002-09-20 Toshiba Corp Power mosfet
US6683346B2 (en) * 2001-03-09 2004-01-27 Fairchild Semiconductor Corporation Ultra dense trench-gated power-device with the reduced drain-source feedback capacitance and Miller charge
US7374974B1 (en) * 2001-03-22 2008-05-20 T-Ram Semiconductor, Inc. Thyristor-based device with trench dielectric material
JP4073176B2 (en) * 2001-04-02 2008-04-09 新電元工業株式会社 Semiconductor device and manufacturing method thereof
EP1396030B1 (en) * 2001-04-11 2011-06-29 Silicon Semiconductor Corporation Vertical power semiconductor device and method of making the same
US6633063B2 (en) * 2001-05-04 2003-10-14 Semiconductor Components Industries Llc Low voltage transient voltage suppressor and method of making
US6853033B2 (en) * 2001-06-05 2005-02-08 National University Of Singapore Power MOSFET having enhanced breakdown voltage
DE10127885B4 (en) * 2001-06-08 2009-09-24 Infineon Technologies Ag Trench power semiconductor device
US6635544B2 (en) * 2001-09-07 2003-10-21 Power Intergrations, Inc. Method of fabricating a high-voltage transistor with a multi-layered extended drain structure
US7786533B2 (en) 2001-09-07 2010-08-31 Power Integrations, Inc. High-voltage vertical transistor with edge termination structure
US7221011B2 (en) 2001-09-07 2007-05-22 Power Integrations, Inc. High-voltage vertical transistor with a multi-gradient drain doping profile
US6555873B2 (en) * 2001-09-07 2003-04-29 Power Integrations, Inc. High-voltage lateral transistor with a multi-layered extended drain structure
US6573558B2 (en) 2001-09-07 2003-06-03 Power Integrations, Inc. High-voltage vertical transistor with a multi-layered extended drain structure
GB0122120D0 (en) * 2001-09-13 2001-10-31 Koninkl Philips Electronics Nv Edge termination in MOS transistors
US6600182B2 (en) 2001-09-26 2003-07-29 Vladimir Rumennik High current field-effect transistor
DE10153315B4 (en) * 2001-10-29 2004-05-19 Infineon Technologies Ag Semiconductor device
US6674124B2 (en) * 2001-11-15 2004-01-06 General Semiconductor, Inc. Trench MOSFET having low gate charge
DE10262418B3 (en) * 2002-02-21 2015-10-08 Infineon Technologies Ag MOS transistor means
US7091573B2 (en) * 2002-03-19 2006-08-15 Infineon Technologies Ag Power transistor
TWI248136B (en) * 2002-03-19 2006-01-21 Infineon Technologies Ag Method for fabricating a transistor arrangement having trench transistor cells having a field electrode
DE10234996B4 (en) * 2002-03-19 2008-01-03 Infineon Technologies Ag Method for producing a transistor arrangement with trench transistor cells with field electrode
DE10214151B4 (en) * 2002-03-28 2007-04-05 Infineon Technologies Ag Semiconductor device with increased breakdown voltage in the edge region
AU2003228073A1 (en) * 2002-05-31 2003-12-19 Koninklijke Philips Electronics N.V. Trench-gate semiconductor device,corresponding module and apparatus ,and method of operating the device
CN100514672C (en) * 2002-08-23 2009-07-15 快捷半导体有限公司 Method and apparatus for improved MOS gating to reduce miller capacitance and switching losses
US6870217B2 (en) * 2002-08-23 2005-03-22 Fairchild Semiconductor Corporation Method of and apparatus for driving a dual gated MOSFET
US8629019B2 (en) * 2002-09-24 2014-01-14 Vishay-Siliconix Method of forming self aligned contacts for a power MOSFET
US7557395B2 (en) * 2002-09-30 2009-07-07 International Rectifier Corporation Trench MOSFET technology for DC-DC converter applications
US6921699B2 (en) * 2002-09-30 2005-07-26 International Rectifier Corporation Method for manufacturing a semiconductor device with a trench termination
US7576388B1 (en) 2002-10-03 2009-08-18 Fairchild Semiconductor Corporation Trench-gate LDMOS structures
US7033891B2 (en) * 2002-10-03 2006-04-25 Fairchild Semiconductor Corporation Trench gate laterally diffused MOSFET devices and methods for making such devices
US6710418B1 (en) 2002-10-11 2004-03-23 Fairchild Semiconductor Corporation Schottky rectifier with insulation-filled trenches and method of forming the same
JP4202149B2 (en) * 2003-01-28 2008-12-24 ローム株式会社 Semiconductor device and manufacturing method thereof
JP4166102B2 (en) * 2003-02-26 2008-10-15 トヨタ自動車株式会社 High voltage field effect semiconductor device
US7638841B2 (en) 2003-05-20 2009-12-29 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
US6865093B2 (en) * 2003-05-27 2005-03-08 Power Integrations, Inc. Electronic circuit control element with tap element
GB0314390D0 (en) * 2003-06-20 2003-07-23 Koninkl Philips Electronics Nv Trench field effect transistor structure
US6998694B2 (en) * 2003-08-05 2006-02-14 Shye-Lin Wu High switching speed two mask Schottky diode with high field breakdown
DE10341793B4 (en) 2003-09-10 2021-09-23 Infineon Technologies Ag Semiconductor component and method for its manufacture
DE10353387B4 (en) * 2003-11-14 2008-07-24 Infineon Technologies Ag Method for producing a power transistor arrangement and power transistor arrangement
KR100994719B1 (en) 2003-11-28 2010-11-16 페어차일드코리아반도체 주식회사 Superjunction semiconductor device
GB0327792D0 (en) * 2003-11-29 2003-12-31 Koninkl Philips Electronics Nv Trench insulated gate field effect transistor
US7279743B2 (en) 2003-12-02 2007-10-09 Vishay-Siliconix Closed cell trench metal-oxide-semiconductor field effect transistor
WO2005065385A2 (en) * 2003-12-30 2005-07-21 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
US7368777B2 (en) 2003-12-30 2008-05-06 Fairchild Semiconductor Corporation Accumulation device with charge balance structure and method of forming the same
DE102004007197B4 (en) 2004-02-13 2012-11-08 Infineon Technologies Ag High-pass semiconductor device with low forward voltage
DE102004009602B4 (en) * 2004-02-27 2009-09-17 Infineon Technologies Ag Trench transistor
GB0405325D0 (en) * 2004-03-10 2004-04-21 Koninkl Philips Electronics Nv Trench-gate transistors and their manufacture
US6927451B1 (en) * 2004-03-26 2005-08-09 Siliconix Incorporated Termination for trench MIS device having implanted drain-drift region
US8564051B2 (en) * 2004-04-09 2013-10-22 International Rectifier Corporation Power semiconductor device with buried source electrode
US7400014B2 (en) * 2004-04-20 2008-07-15 International Rectifier Corporation ACCUFET with schottky source contact
US7482654B2 (en) * 2004-04-20 2009-01-27 International Rectifier Corporation MOSgated power semiconductor device with source field electrode
US7183610B2 (en) * 2004-04-30 2007-02-27 Siliconix Incorporated Super trench MOSFET including buried source electrode and method of fabricating the same
US8183629B2 (en) * 2004-05-13 2012-05-22 Vishay-Siliconix Stacked trench metal-oxide-semiconductor field effect transistor device
US6906380B1 (en) 2004-05-13 2005-06-14 Vishay-Siliconix Drain side gate trench metal-oxide-semiconductor field effect transistor
US20050269630A1 (en) * 2004-06-04 2005-12-08 Jianjun Cao Trench type semiconductor device with reduced Qgd
WO2006004746A2 (en) 2004-06-25 2006-01-12 International Rectifier Corporation Mosgated power semiconductor device with source field electrode
US7002398B2 (en) 2004-07-08 2006-02-21 Power Integrations, Inc. Method and apparatus for controlling a circuit with a high voltage sense device
US7485932B2 (en) * 2004-07-20 2009-02-03 International Rectifier Corporation ACCUFET with Schottky source contact
US7352036B2 (en) 2004-08-03 2008-04-01 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
US7465986B2 (en) * 2004-08-27 2008-12-16 International Rectifier Corporation Power semiconductor device including insulated source electrodes inside trenches
DE102004044619B4 (en) * 2004-09-13 2009-07-16 Infineon Technologies Ag Capacitor structure in trench structures of semiconductor devices and semiconductor devices with such capacitor structures and method for making the same
US7192814B2 (en) * 2004-09-16 2007-03-20 Semiconductor Components Industries, L.L.C. Method of forming a low capacitance semiconductor device and structure therefor
JP5135663B2 (en) * 2004-10-21 2013-02-06 富士電機株式会社 Semiconductor device and manufacturing method thereof
JP2006202931A (en) * 2005-01-20 2006-08-03 Renesas Technology Corp Semiconductor device and its manufacturing method
WO2006085267A2 (en) * 2005-02-08 2006-08-17 Nxp B.V. Semiconductor device with trench field plate
US7781826B2 (en) * 2006-11-16 2010-08-24 Alpha & Omega Semiconductor, Ltd. Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter
US7453119B2 (en) * 2005-02-11 2008-11-18 Alphs & Omega Semiconductor, Ltd. Shielded gate trench (SGT) MOSFET cells implemented with a schottky source contact
WO2006108011A2 (en) 2005-04-06 2006-10-12 Fairchild Semiconductor Corporation Trenched-gate field effect transistors and methods of forming the same
US7659570B2 (en) * 2005-05-09 2010-02-09 Alpha & Omega Semiconductor Ltd. Power MOSFET device structure for high frequency applications
US20060255401A1 (en) * 2005-05-11 2006-11-16 Yang Robert K Increasing breakdown voltage in semiconductor devices with vertical series capacitive structures
JP4955222B2 (en) * 2005-05-20 2012-06-20 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
KR101047945B1 (en) * 2005-05-24 2011-07-12 비쉐이-실리코닉스 Trench Metal Oxide Semiconductor Field Effect Transistor
AT504289A2 (en) 2005-05-26 2008-04-15 Fairchild Semiconductor TRENCH-GATE FIELD EFFECT TRANSISTORS AND METHOD FOR MAKING THE SAME
JP2006344760A (en) * 2005-06-08 2006-12-21 Sharp Corp Trench type mosfet and its fabrication process
KR101296922B1 (en) 2005-06-10 2013-08-14 페어차일드 세미컨덕터 코포레이션 Charge balance field effect transistor
TWI400757B (en) * 2005-06-29 2013-07-01 Fairchild Semiconductor Methods for forming shielded gate field effect transistors
TWI251922B (en) * 2005-07-14 2006-03-21 Siliconware Precision Industries Co Ltd Multichip stack structure
US20070012983A1 (en) * 2005-07-15 2007-01-18 Yang Robert K Terminations for semiconductor devices with floating vertical series capacitive structures
US7635637B2 (en) * 2005-07-25 2009-12-22 Fairchild Semiconductor Corporation Semiconductor structures formed on substrates and methods of manufacturing the same
US7583485B1 (en) 2005-07-26 2009-09-01 Vishay-Siliconix Electrostatic discharge protection circuit for integrated circuits
DE102005041256B4 (en) * 2005-08-31 2007-12-20 Infineon Technologies Ag trench transistor
JP4817827B2 (en) * 2005-12-09 2011-11-16 株式会社東芝 Semiconductor device
US7544545B2 (en) 2005-12-28 2009-06-09 Vishay-Siliconix Trench polysilicon diode
US7768064B2 (en) * 2006-01-05 2010-08-03 Fairchild Semiconductor Corporation Structure and method for improving shielded gate field effect transistors
CN101361193B (en) * 2006-01-18 2013-07-10 维西埃-硅化物公司 Floating gate structure with high electrostatic discharge performance
US8618601B2 (en) * 2009-08-14 2013-12-31 Alpha And Omega Semiconductor Incorporated Shielded gate trench MOSFET with increased source-metal contact
US8236651B2 (en) * 2009-08-14 2012-08-07 Alpha And Omega Semiconductor Incorporated Shielded gate trench MOSFET device and fabrication
US8193580B2 (en) * 2009-08-14 2012-06-05 Alpha And Omega Semiconductor, Inc. Shielded gate trench MOSFET device and fabrication
US7554153B2 (en) * 2006-03-07 2009-06-30 International Rectifier Corporation Power semiconductor device
US7446374B2 (en) 2006-03-24 2008-11-04 Fairchild Semiconductor Corporation High density trench FET with integrated Schottky diode and method of manufacture
US7521773B2 (en) * 2006-03-31 2009-04-21 Fairchild Semiconductor Corporation Power device with improved edge termination
US8471390B2 (en) 2006-05-12 2013-06-25 Vishay-Siliconix Power MOSFET contact metallization
DE102006026943B4 (en) * 2006-06-09 2011-01-05 Infineon Technologies Austria Ag By field effect controllable trench transistor with two control electrodes
US7319256B1 (en) 2006-06-19 2008-01-15 Fairchild Semiconductor Corporation Shielded gate trench FET with the shield and gate electrodes being connected together
US8008897B2 (en) * 2007-06-11 2011-08-30 Alpha & Omega Semiconductor, Ltd Boost converter with integrated high power discrete FET and low voltage controller
US7750447B2 (en) * 2007-06-11 2010-07-06 Alpha & Omega Semiconductor, Ltd High voltage and high power boost converter with co-packaged Schottky diode
US7579650B2 (en) * 2006-08-09 2009-08-25 International Rectifier Corporation Termination design for deep source electrode MOSFET
JP2010505270A (en) * 2006-09-27 2010-02-18 マックスパワー・セミコンダクター・インコーポレイテッド Power MOSFET with recessed field plate
JP5211479B2 (en) * 2006-12-22 2013-06-12 日産自動車株式会社 Semiconductor device and manufacturing method of semiconductor device
KR100824205B1 (en) * 2006-12-26 2008-04-21 매그나칩 반도체 유한회사 Dmos transistor and manufacturing method thereof
US8564057B1 (en) 2007-01-09 2013-10-22 Maxpower Semiconductor, Inc. Power devices, structures, components, and methods using lateral drift, fixed net charge, and shield
US10062788B2 (en) * 2008-07-30 2018-08-28 Maxpower Semiconductor Inc. Semiconductor on insulator devices containing permanent charge
KR101452949B1 (en) * 2007-01-09 2014-10-21 맥스파워 세미컨덕터 인크. Semiconductor device and method of manufacturing the same
US8884367B2 (en) * 2007-02-08 2014-11-11 International Rectifier Corporation MOSgated power semiconductor device with source field electrode
US8101995B2 (en) * 2007-02-08 2012-01-24 International Rectifier Corporation Integrated MOSFET and Schottky device
US8653583B2 (en) 2007-02-16 2014-02-18 Power Integrations, Inc. Sensing FET integrated with a high-voltage transistor
US7595523B2 (en) 2007-02-16 2009-09-29 Power Integrations, Inc. Gate pullback at ends of high-voltage vertical transistor structure
US7468536B2 (en) 2007-02-16 2008-12-23 Power Integrations, Inc. Gate metal routing for transistor with checkerboarded layout
US7557406B2 (en) 2007-02-16 2009-07-07 Power Integrations, Inc. Segmented pillar layout for a high-voltage vertical transistor
US7859037B2 (en) 2007-02-16 2010-12-28 Power Integrations, Inc. Checkerboarded high-voltage vertical transistor layout
US8021563B2 (en) * 2007-03-23 2011-09-20 Alpha & Omega Semiconductor, Ltd Etch depth determination for SGT technology
US7521332B2 (en) * 2007-03-23 2009-04-21 Alpha & Omega Semiconductor, Ltd Resistance-based etch depth determination for SGT technology
US8368126B2 (en) 2007-04-19 2013-02-05 Vishay-Siliconix Trench metal oxide semiconductor with recessed trench material and remote contacts
US8456141B2 (en) 2007-06-11 2013-06-04 Alpha & Omega Semiconductor, Inc. Boost converter with integrated high power discrete FET and low voltage controller
US7994747B2 (en) * 2007-07-13 2011-08-09 Seagate Technology Llc Suppressing phased motor voltage transients on disconnect
DE102007037858B4 (en) 2007-08-10 2012-04-19 Infineon Technologies Ag Semiconductor device with improved dynamic behavior
US20090057869A1 (en) * 2007-08-31 2009-03-05 Alpha & Omega Semiconductor, Ltd. Co-packaged high-side and low-side nmosfets for efficient dc-dc power conversion
CN101868856B (en) 2007-09-21 2014-03-12 飞兆半导体公司 Superjunction structures for power devices and methods of manufacture
US8101500B2 (en) 2007-09-27 2012-01-24 Fairchild Semiconductor Corporation Semiconductor device with (110)-oriented silicon
US8686493B2 (en) * 2007-10-04 2014-04-01 Fairchild Semiconductor Corporation High density FET with integrated Schottky
ATE515064T1 (en) * 2007-10-29 2011-07-15 Nxp Bv TRENCH GATE MOSFET AND METHOD FOR PRODUCING SAME
US8207037B2 (en) * 2007-10-31 2012-06-26 Semiconductor Components Industries, Llc Method for manufacturing a semiconductor component that includes a field plate
US7994005B2 (en) * 2007-11-01 2011-08-09 Alpha & Omega Semiconductor, Ltd High-mobility trench MOSFETs
US7772668B2 (en) 2007-12-26 2010-08-10 Fairchild Semiconductor Corporation Shielded gate trench FET with multiple channels
JP2009188294A (en) * 2008-02-08 2009-08-20 Nec Electronics Corp Power mosfet
US10600902B2 (en) 2008-02-13 2020-03-24 Vishay SIliconix, LLC Self-repairing field effect transisitor
WO2009102684A2 (en) 2008-02-14 2009-08-20 Maxpower Semiconductor Inc. Semiconductor device structures and related processes
EP2248158A4 (en) * 2008-02-14 2011-06-22 Maxpower Semiconductor Inc Edge termination with improved breakdown voltage
JP5612268B2 (en) * 2008-03-28 2014-10-22 株式会社東芝 Semiconductor device and DC-DC converter
US7911021B2 (en) * 2008-06-02 2011-03-22 Maxpower Semiconductor Inc. Edge termination for semiconductor devices
WO2009151657A1 (en) * 2008-06-11 2009-12-17 Maxpower Semiconductor Inc. Super self-aligned trench mosfet devices, methods and systems
US20090309181A1 (en) * 2008-06-12 2009-12-17 Force Mos Technology Co. Ltd. Trench schottky with multiple epi structure
US7807576B2 (en) * 2008-06-20 2010-10-05 Fairchild Semiconductor Corporation Structure and method for forming a thick bottom dielectric (TBD) for trench-gate devices
WO2009154882A2 (en) * 2008-06-20 2009-12-23 Maxpower Semiconductor Inc. Semiconductor power switches having trench gates
US8829624B2 (en) * 2008-06-30 2014-09-09 Fairchild Semiconductor Corporation Power device with monolithically integrated RC snubber
WO2010001338A1 (en) * 2008-07-01 2010-01-07 Nxp B.V. Manufacture of semiconductor devices
US8310001B2 (en) 2008-07-15 2012-11-13 Maxpower Semiconductor Inc. MOSFET switch with embedded electrostatic charge
US8901638B2 (en) * 2008-07-25 2014-12-02 Nxp B.V. Trench-gate semiconductor device
WO2010014283A1 (en) * 2008-07-30 2010-02-04 Max Power Semiconductor Inc. Lateral devices containing permanent charge
US7960783B2 (en) * 2008-08-25 2011-06-14 Maxpower Semiconductor Inc. Devices containing permanent charge
US8039877B2 (en) * 2008-09-09 2011-10-18 Fairchild Semiconductor Corporation (110)-oriented p-channel trench MOSFET having high-K gate dielectric
US20120273916A1 (en) 2011-04-27 2012-11-01 Yedinak Joseph A Superjunction Structures for Power Devices and Methods of Manufacture
US8304314B2 (en) * 2008-09-24 2012-11-06 Semiconductor Components Industries, Llc Method of forming an MOS transistor
US8222689B2 (en) * 2008-09-30 2012-07-17 Niko Semiconductor Co., Ltd. High-voltage metal oxide semiconductor device and fabrication method thereof
US7800176B2 (en) * 2008-10-27 2010-09-21 Infineon Technologies Austria Ag Electronic circuit for controlling a power field effect transistor
US8044459B2 (en) 2008-11-10 2011-10-25 Infineon Technologies Austria Ag Semiconductor device with trench field plate including first and second semiconductor materials
US8552535B2 (en) * 2008-11-14 2013-10-08 Semiconductor Components Industries, Llc Trench shielding structure for semiconductor device and method
US7897462B2 (en) * 2008-11-14 2011-03-01 Semiconductor Components Industries, L.L.C. Method of manufacturing semiconductor component with gate and shield electrodes in trenches
US8362548B2 (en) * 2008-11-14 2013-01-29 Semiconductor Components Industries, Llc Contact structure for semiconductor device having trench shield electrode and method
US20100123193A1 (en) * 2008-11-14 2010-05-20 Burke Peter A Semiconductor component and method of manufacture
US7915672B2 (en) * 2008-11-14 2011-03-29 Semiconductor Components Industries, L.L.C. Semiconductor device having trench shield electrode structure
US8415739B2 (en) 2008-11-14 2013-04-09 Semiconductor Components Industries, Llc Semiconductor component and method of manufacture
WO2010065427A2 (en) * 2008-12-01 2010-06-10 Maxpower Semiconductor Inc. Power device structures and methods
US8304829B2 (en) 2008-12-08 2012-11-06 Fairchild Semiconductor Corporation Trench-based power semiconductor devices with increased breakdown voltage characteristics
US8174067B2 (en) * 2008-12-08 2012-05-08 Fairchild Semiconductor Corporation Trench-based power semiconductor devices with increased breakdown voltage characteristics
US8227855B2 (en) * 2009-02-09 2012-07-24 Fairchild Semiconductor Corporation Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same
US8148749B2 (en) * 2009-02-19 2012-04-03 Fairchild Semiconductor Corporation Trench-shielded semiconductor device
US7989293B2 (en) * 2009-02-24 2011-08-02 Maxpower Semiconductor, Inc. Trench device structure and fabrication
US8319278B1 (en) 2009-03-31 2012-11-27 Maxpower Semiconductor, Inc. Power device structures and methods using empty space zones
US8735906B2 (en) * 2009-04-13 2014-05-27 Rohm Co., Ltd. Semiconductor device and method of manufacturing semiconductor device
WO2010120704A2 (en) * 2009-04-13 2010-10-21 Maxpower Semiconductor Inc. Power semiconductor devices, methods, and structures with embedded dielectric layers containing permanent charges
US8847307B2 (en) 2010-04-13 2014-09-30 Maxpower Semiconductor, Inc. Power semiconductor devices, methods, and structures with embedded dielectric layers containing permanent charges
JP5422252B2 (en) * 2009-04-23 2014-02-19 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
US8049276B2 (en) 2009-06-12 2011-11-01 Fairchild Semiconductor Corporation Reduced process sensitivity of electrode-semiconductor rectifiers
US8264033B2 (en) * 2009-07-21 2012-09-11 Infineon Technologies Austria Ag Semiconductor device having a floating semiconductor zone
US9230810B2 (en) 2009-09-03 2016-01-05 Vishay-Siliconix System and method for substrate wafer back side and edge cross section seals
US9425305B2 (en) * 2009-10-20 2016-08-23 Vishay-Siliconix Structures of and methods of fabricating split gate MIS devices
US9306056B2 (en) * 2009-10-30 2016-04-05 Vishay-Siliconix Semiconductor device with trench-like feed-throughs
US8604525B2 (en) 2009-11-02 2013-12-10 Vishay-Siliconix Transistor structure with feed-through source-to-substrate contact
US8247296B2 (en) * 2009-12-09 2012-08-21 Semiconductor Components Industries, Llc Method of forming an insulated gate field effect transistor device having a shield electrode structure
US8021947B2 (en) * 2009-12-09 2011-09-20 Semiconductor Components Industries, Llc Method of forming an insulated gate field effect transistor device having a shield electrode structure
JP2011159763A (en) * 2010-01-29 2011-08-18 Toshiba Corp Power semiconductor device
US8399925B2 (en) * 2010-02-12 2013-03-19 Alpha & Omega Semiconductor, Inc. Termination structure with multiple embedded potential spreading capacitive structures for trench MOSFET and method
US20110198689A1 (en) * 2010-02-17 2011-08-18 Suku Kim Semiconductor devices containing trench mosfets with superjunctions
JP2011176077A (en) * 2010-02-24 2011-09-08 Toshiba Corp Semiconductor device
US8431457B2 (en) 2010-03-11 2013-04-30 Alpha And Omega Semiconductor Incorporated Method for fabricating a shielded gate trench MOS with improved source pickup layout
JP2011199109A (en) * 2010-03-23 2011-10-06 Renesas Electronics Corp Power mosfet
US8299527B2 (en) * 2010-05-06 2012-10-30 International Rectifier Corporation Vertical LDMOS device and method for fabricating same
JP5569162B2 (en) 2010-06-10 2014-08-13 富士電機株式会社 Semiconductor device and manufacturing method of semiconductor device
US8319290B2 (en) 2010-06-18 2012-11-27 Fairchild Semiconductor Corporation Trench MOS barrier schottky rectifier with a planar surface using CMP techniques
JP5691259B2 (en) * 2010-06-22 2015-04-01 株式会社デンソー Semiconductor device
US8535992B2 (en) 2010-06-29 2013-09-17 Micron Technology, Inc. Thyristor random access memory device and method
US20120037983A1 (en) * 2010-08-10 2012-02-16 Force Mos Technology Co., Ltd. Trench mosfet with integrated schottky rectifier in same cell
DE102010034116B3 (en) * 2010-08-12 2012-01-12 Infineon Technologies Austria Ag Method for producing an insulation layer between two electrodes
JP5580150B2 (en) 2010-09-09 2014-08-27 株式会社東芝 Semiconductor device
JP2012064849A (en) * 2010-09-17 2012-03-29 Toshiba Corp Semiconductor device
US8313995B2 (en) * 2011-01-13 2012-11-20 Infineon Technologies Austria Ag Method for manufacturing a semiconductor device
US8362550B2 (en) 2011-01-20 2013-01-29 Fairchild Semiconductor Corporation Trench power MOSFET with reduced on-resistance
US8637898B2 (en) 2011-01-26 2014-01-28 Triquint Semiconductor, Inc. Linear voltage-controlled current source
JP5627494B2 (en) 2011-02-09 2014-11-19 株式会社東芝 Semiconductor device and manufacturing method thereof
JP2012204636A (en) * 2011-03-25 2012-10-22 Toshiba Corp Semiconductor device and manufacturing method of the same
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8748973B2 (en) * 2011-05-19 2014-06-10 Anpec Electronics Corporation Super junction transistor and fabrication method thereof
US8466513B2 (en) 2011-06-13 2013-06-18 Semiconductor Components Industries, Llc Semiconductor device with enhanced mobility and method
CN102856353B (en) * 2011-06-27 2015-08-26 中国科学院微电子研究所 Micro-punch IGBT device and preparation method thereof
CN107068733B (en) * 2011-07-27 2020-08-11 丰田自动车株式会社 Semiconductor device with a plurality of transistors
US8829603B2 (en) 2011-08-18 2014-09-09 Alpha And Omega Semiconductor Incorporated Shielded gate trench MOSFET package
US8680613B2 (en) 2012-07-30 2014-03-25 Alpha And Omega Semiconductor Incorporated Termination design for high voltage device
US9224852B2 (en) * 2011-08-25 2015-12-29 Alpha And Omega Semiconductor Incorporated Corner layout for high voltage semiconductor devices
US8785279B2 (en) 2012-07-30 2014-07-22 Alpha And Omega Semiconductor Incorporated High voltage field balance metal oxide field effect transistor (FBM)
US8492226B2 (en) * 2011-09-21 2013-07-23 Globalfoundries Singapore Pte. Ltd. Trench transistor
JP2013069817A (en) * 2011-09-21 2013-04-18 Toshiba Corp Semiconductor device
US9054133B2 (en) 2011-09-21 2015-06-09 Globalfoundries Singapore Pte. Ltd. High voltage trench transistor
US8872278B2 (en) 2011-10-25 2014-10-28 Fairchild Semiconductor Corporation Integrated gate runner and field implant termination for trench devices
US8759908B2 (en) 2011-11-01 2014-06-24 Alpha And Omega Semiconductor Incorporated Two-dimensional shielded gate transistor device and method of manufacture
CN103094118B (en) * 2011-11-01 2015-06-03 上海华虹宏力半导体制造有限公司 Technique method of manufacturing double-layer gate groove metal oxide semiconductor (MOS)
US8614482B2 (en) * 2011-12-30 2013-12-24 Force Mos Technology Co., Ltd. Semiconductor power device having improved termination structure for mask saving
US10522675B2 (en) * 2012-01-25 2019-12-31 Infineon Technologies Ag Integrated circuit including field effect transistor structures with gate and field electrodes and methods for manufacturing and operating an integrated circuit
US8653587B2 (en) * 2012-02-13 2014-02-18 Force Mos Technology Co., Ltd. Trench MOSFET having a top side drain
US9070585B2 (en) 2012-02-24 2015-06-30 Semiconductor Components Industries, Llc Electronic device including a trench and a conductive structure therein and a process of forming the same
US8697560B2 (en) 2012-02-24 2014-04-15 Semiconductor Components Industries, Llc Process of forming an electronic device including a trench and a conductive structure therein
US8697520B2 (en) 2012-03-02 2014-04-15 Alpha & Omega Semiconductor Incorporationed Method of forming an asymmetric poly gate for optimum termination design in trench power MOSFETS
JP2013197551A (en) * 2012-03-22 2013-09-30 Toshiba Corp Semiconductor device and manufacturing method thereof
JP2013258327A (en) * 2012-06-13 2013-12-26 Toshiba Corp Semiconductor device and method of manufacturing the same
JP6072445B2 (en) 2012-06-28 2017-02-01 株式会社 日立パワーデバイス Semiconductor device and power conversion device using the same
TWI470790B (en) 2012-07-13 2015-01-21 Ubiq Semiconductor Corp Trench gate mosfet
TWI512841B (en) 2012-07-13 2015-12-11 Ubiq Semiconductor Corp Method of forming trench gate mosfet
US8778764B2 (en) 2012-07-16 2014-07-15 Semiconductor Components Industries, Llc Method of making an insulated gate semiconductor device having a shield electrode structure and structure therefor
JP5811973B2 (en) * 2012-09-12 2015-11-11 住友電気工業株式会社 Method for manufacturing silicon carbide semiconductor device
JP6056292B2 (en) * 2012-09-12 2017-01-11 住友電気工業株式会社 Method for manufacturing silicon carbide semiconductor device
JP2014056913A (en) 2012-09-12 2014-03-27 Sumitomo Electric Ind Ltd Silicon carbide semiconductor device
US9000497B2 (en) 2012-09-14 2015-04-07 Renesas Electronics Corporation Trench MOSFET having an independent coupled element in a trench
US8772865B2 (en) 2012-09-26 2014-07-08 Semiconductor Components Industries, Llc MOS transistor structure
CN104221153B (en) 2012-10-17 2017-05-10 富士电机株式会社 Semiconductor device
US8753935B1 (en) 2012-12-21 2014-06-17 Alpha And Omega Semiconductor Incorporated High frequency switching MOSFETs with low output capacitance using a depletable P-shield
US8809948B1 (en) 2012-12-21 2014-08-19 Alpha And Omega Semiconductor Incorporated Device structure and methods of making high density MOSFETs for load switch and DC-DC applications
US8951867B2 (en) 2012-12-21 2015-02-10 Alpha And Omega Semiconductor Incorporated High density trench-based power MOSFETs with self-aligned active contacts and method for making such devices
US9105494B2 (en) 2013-02-25 2015-08-11 Alpha and Omega Semiconductors, Incorporated Termination trench for power MOSFET applications
JP6182921B2 (en) * 2013-03-21 2017-08-23 富士電機株式会社 MOS type semiconductor device
KR101828495B1 (en) 2013-03-27 2018-02-12 삼성전자주식회사 Semiconductor Devices Having a Planar Source Electrode
KR101934893B1 (en) 2013-03-27 2019-01-03 삼성전자 주식회사 Method of Fabricating a Semiconductor Device Having a Grooved Source Contact Region
US9543396B2 (en) * 2013-12-13 2017-01-10 Power Integrations, Inc. Vertical transistor device structure with cylindrically-shaped regions
US10325988B2 (en) 2013-12-13 2019-06-18 Power Integrations, Inc. Vertical transistor device structure with cylindrically-shaped field plates
JP6271440B2 (en) 2014-01-31 2018-01-31 ルネサスエレクトロニクス株式会社 Semiconductor device
US9324784B2 (en) 2014-04-10 2016-04-26 Semiconductor Components Industries, Llc Electronic device having a termination region including an insulating region
US9343528B2 (en) 2014-04-10 2016-05-17 Semiconductor Components Industries, Llc Process of forming an electronic device having a termination region including an insulating region
CN103956382A (en) * 2014-04-16 2014-07-30 常州旺童半导体科技有限公司 Groove power device structure and manufacturing method thereof
US9263552B2 (en) 2014-06-05 2016-02-16 Infineon Technologies Ag MOS-transistor with separated electrodes arranged in a trench
DE102014109926A1 (en) * 2014-07-15 2016-01-21 Infineon Technologies Austria Ag A semiconductor device having a plurality of transistor cells and manufacturing methods
US9269779B2 (en) 2014-07-21 2016-02-23 Semiconductor Components Industries, Llc Insulated gate semiconductor device having a shield electrode structure
US9425304B2 (en) 2014-08-21 2016-08-23 Vishay-Siliconix Transistor structure with improved unclamped inductive switching immunity
DE102014112338A1 (en) 2014-08-28 2016-03-03 Infineon Technologies Austria Ag Semiconductor device and method for manufacturing a semiconductor device
JP6203697B2 (en) 2014-09-30 2017-09-27 株式会社東芝 Semiconductor device and manufacturing method thereof
DE102015200809A1 (en) 2015-01-20 2016-07-21 Robert Bosch Gmbh Semiconductor device with trench structure
JP6224257B2 (en) 2015-02-20 2017-11-01 新電元工業株式会社 Semiconductor device
JP6178927B2 (en) 2015-02-20 2017-08-09 新電元工業株式会社 Semiconductor device
US20160247879A1 (en) 2015-02-23 2016-08-25 Polar Semiconductor, Llc Trench semiconductor device layout configurations
JP2016163019A (en) 2015-03-05 2016-09-05 株式会社東芝 Semiconductor device
US9716187B2 (en) 2015-03-06 2017-07-25 Semiconductor Components Industries, Llc Trench semiconductor device having multiple trench depths and method
US10431699B2 (en) 2015-03-06 2019-10-01 Semiconductor Components Industries, Llc Trench semiconductor device having multiple active trench depths and method
US9425788B1 (en) 2015-03-18 2016-08-23 Infineon Technologies Austria Ag Current sensors and methods of improving accuracy thereof
JP6330718B2 (en) * 2015-04-17 2018-05-30 信越半導体株式会社 Epitaxial wafer manufacturing method
US9391194B1 (en) 2015-06-19 2016-07-12 Sanken Electric Co., Ltd. High voltage vertical FPMOS fets
EP3951887A1 (en) * 2015-09-11 2022-02-09 Nexperia B.V. A semiconductor device and a method of making a semiconductor device
JP6400545B2 (en) 2015-09-11 2018-10-03 株式会社東芝 Semiconductor device
DE102016118543A1 (en) 2015-10-15 2017-04-20 Infineon Technologies Ag SEMICONDUCTOR COMPONENTS, POWER SEMICONDUCTOR COMPONENTS AND METHOD FOR MAKING SEMICONDUCTOR CONSTRUCTION ELEMENTS
DE102015223594A1 (en) 2015-11-27 2017-06-01 Robert Bosch Gmbh Method for producing a semiconductor component and semiconductor component and control unit for a vehicle
US11127822B2 (en) * 2016-02-26 2021-09-21 Fuji Electric Co., Ltd. Semiconductor device and method of manufacturing semiconductor device
WO2017145197A1 (en) * 2016-02-26 2017-08-31 Fuji Electric Co., Ltd. Semiconductor device and method of manufacturing semiconductor device
JP2017162939A (en) 2016-03-08 2017-09-14 株式会社東芝 Semiconductor device
JP2017162969A (en) 2016-03-09 2017-09-14 株式会社東芝 Semiconductor device
JP6602698B2 (en) 2016-03-11 2019-11-06 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
WO2018000357A1 (en) * 2016-06-30 2018-01-04 Texas Instruments Incorporated Power mosfet with metal filled deep sinker contact for csp
BR112019002551B1 (en) * 2016-08-10 2023-01-17 Nissan Motor Co., Ltd SEMICONDUCTOR DEVICE
JP6649216B2 (en) 2016-09-16 2020-02-19 株式会社東芝 Semiconductor device and manufacturing method thereof
JP2018081949A (en) 2016-11-14 2018-05-24 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US10325908B2 (en) 2017-04-26 2019-06-18 Alpha And Omega Semiconductor Incorporated Compact source ballast trench MOSFET and method of manufacturing
US10211333B2 (en) 2017-04-26 2019-02-19 Alpha And Omega Semiconductor (Cayman) Ltd. Scalable SGT structure with improved FOM
JP6783708B2 (en) 2017-06-15 2020-11-11 ルネサスエレクトロニクス株式会社 Semiconductor device
US10135357B1 (en) 2017-09-07 2018-11-20 Power Integrations, Inc. Threshold detection with tap
US10600649B2 (en) 2017-09-21 2020-03-24 General Electric Company Systems and method for charge balanced semiconductor power devices with fast switching capability
EP3474314A1 (en) * 2017-10-20 2019-04-24 Infineon Technologies Austria AG Semiconductor device and method for manufacturing a semiconductor method
US10361298B2 (en) * 2017-11-27 2019-07-23 Sanken Electric Co., Ltd. Semiconductor device having improved trench and electrode structures
CN108172622A (en) 2018-01-30 2018-06-15 电子科技大学 Power semiconductor
US10388801B1 (en) * 2018-01-30 2019-08-20 Semiconductor Components Industries, Llc Trench semiconductor device having shaped gate dielectric and gate electrode structures and method
US10714580B2 (en) 2018-02-07 2020-07-14 Alpha And Omega Semiconductor (Cayman) Ltd. Source ballasting for p-channel trench MOSFET
JP6918736B2 (en) * 2018-04-02 2021-08-11 株式会社豊田中央研究所 Semiconductor device
US10714574B2 (en) 2018-05-08 2020-07-14 Ipower Semiconductor Shielded trench devices
US11538911B2 (en) 2018-05-08 2022-12-27 Ipower Semiconductor Shielded trench devices
US10439075B1 (en) 2018-06-27 2019-10-08 Semiconductor Components Industries, Llc Termination structure for insulated gate semiconductor device and method
US10566466B2 (en) 2018-06-27 2020-02-18 Semiconductor Components Industries, Llc Termination structure for insulated gate semiconductor device and method
US20200105874A1 (en) 2018-10-01 2020-04-02 Ipower Semiconductor Back side dopant activation in field stop igbt
CN109888003A (en) 2019-03-12 2019-06-14 电子科技大学 A kind of power MOS (Metal Oxide Semiconductor) device of separate gate enhancing
US11158735B2 (en) 2020-02-05 2021-10-26 Infineon Technologies Austria Ag Charge compensation MOSFET with graded epi profile and methods of manufacturing thereof
CN111524976B (en) 2020-04-28 2021-08-17 电子科技大学 Power MOS device with low grid charge and manufacturing method thereof
CN111799333A (en) * 2020-07-22 2020-10-20 杭州电子科技大学 UMOSFET structure with electric field modulation region
JP7337756B2 (en) 2020-07-30 2023-09-04 株式会社東芝 semiconductor equipment
CN114512403B (en) * 2020-11-16 2023-06-23 苏州东微半导体股份有限公司 Method for manufacturing semiconductor device
JP2022112707A (en) 2021-01-22 2022-08-03 ルネサスエレクトロニクス株式会社 Semiconductor device and semiconductor package
CN113013229A (en) * 2021-02-25 2021-06-22 厦门大学 Silicon carbide UMOSFET power device and preparation method thereof
US20230010328A1 (en) * 2021-07-06 2023-01-12 Nami MOS CO., LTD. Shielded gate trench mosfet with multiple stepped epitaxial structures
US11869967B2 (en) 2021-08-12 2024-01-09 Alpha And Omega Semiconductor International Lp Bottom source trench MOSFET with shield electrode
CN114582960B (en) * 2022-05-09 2022-07-26 南京微盟电子有限公司 Multi-time epitaxial shielded gate power device and manufacturing method thereof
CN117423749B (en) * 2023-12-19 2024-03-05 山东大学 SiC MOSFET device capable of improving short circuit capability

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63296282A (en) * 1987-05-27 1988-12-02 Sony Corp Semiconductor device
US5216807A (en) * 1988-05-31 1993-06-08 Canon Kabushiki Kaisha Method of producing electrical connection members
US5283201A (en) * 1988-05-17 1994-02-01 Advanced Power Technology, Inc. High density power device fabrication process
US5578508A (en) * 1993-10-28 1996-11-26 Kabushiki Kaisha Toshiba Vertical power MOSFET and process of fabricating the same
US5637898A (en) * 1995-12-22 1997-06-10 North Carolina State University Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3849789A (en) * 1972-11-01 1974-11-19 Gen Electric Schottky barrier diodes
GB2151844A (en) * 1983-12-20 1985-07-24 Philips Electronic Associated Semiconductor devices
US4941026A (en) * 1986-12-05 1990-07-10 General Electric Company Semiconductor devices exhibiting minimum on-resistance
US5072266A (en) * 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
US5111253A (en) * 1989-05-09 1992-05-05 General Electric Company Multicellular FET having a Schottky diode merged therewith
US5132753A (en) * 1990-03-23 1992-07-21 Siliconix Incorporated Optimization of BV and RDS-on by graded doping in LDD and other high voltage ICs
US5126807A (en) * 1990-06-13 1992-06-30 Kabushiki Kaisha Toshiba Vertical MOS transistor and its production method
US5246870A (en) * 1991-02-01 1993-09-21 North American Philips Corporation Method for making an improved high voltage thin film transistor having a linear doping profile
US5233215A (en) * 1992-06-08 1993-08-03 North Carolina State University At Raleigh Silicon carbide power MOSFET with floating field ring and floating field plate
US5910669A (en) * 1992-07-24 1999-06-08 Siliconix Incorporated Field effect Trench transistor having lightly doped epitaxial region on the surface portion thereof
US5316959A (en) 1992-08-12 1994-05-31 Siliconix, Incorporated Trenched DMOS transistor fabrication using six masks
US5365102A (en) * 1993-07-06 1994-11-15 North Carolina State University Schottky barrier rectifier with MOS trench
US5323040A (en) * 1993-09-27 1994-06-21 North Carolina State University At Raleigh Silicon carbide field effect device
US5396085A (en) * 1993-12-28 1995-03-07 North Carolina State University Silicon carbide switching device with rectifying-gate
US5424231A (en) * 1994-08-09 1995-06-13 United Microelectronics Corp. Method for manufacturing a VDMOS transistor
EP0698919B1 (en) * 1994-08-15 2002-01-16 Siliconix Incorporated Trenched DMOS transistor fabrication using seven masks
US5688725A (en) * 1994-12-30 1997-11-18 Siliconix Incorporated Method of making a trench mosfet with heavily doped delta layer to provide low on-resistance
US5674766A (en) * 1994-12-30 1997-10-07 Siliconix Incorporated Method of making a trench MOSFET with multi-resistivity drain to provide low on-resistance by varying dopant concentration in epitaxial layer
US5661322A (en) * 1995-06-02 1997-08-26 Siliconix Incorporated Bidirectional blocking accumulation-mode trench power MOSFET
US5679966A (en) * 1995-10-05 1997-10-21 North Carolina State University Depleted base transistor with high forward voltage blocking capability
KR0175277B1 (en) * 1996-02-29 1999-02-01 김광호 Apparatus and method for manufacturing power semiconductor device with a folding fieldplate structure
US5612567A (en) 1996-05-13 1997-03-18 North Carolina State University Schottky barrier rectifiers and methods of forming same
US5744994A (en) * 1996-05-15 1998-04-28 Siliconix Incorporated Three-terminal power mosfet switch for use as synchronous rectifier or voltage clamp
US5742076A (en) * 1996-06-05 1998-04-21 North Carolina State University Silicon carbide switching devices having near ideal breakdown voltage capability and ultralow on-state resistance
US5753938A (en) * 1996-08-08 1998-05-19 North Carolina State University Static-induction transistors having heterojunction gates and methods of forming same
US5998833A (en) * 1998-10-26 1999-12-07 North Carolina State University Power semiconductor devices having improved high frequency switching and breakdown characteristics

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63296282A (en) * 1987-05-27 1988-12-02 Sony Corp Semiconductor device
US5283201A (en) * 1988-05-17 1994-02-01 Advanced Power Technology, Inc. High density power device fabrication process
US5216807A (en) * 1988-05-31 1993-06-08 Canon Kabushiki Kaisha Method of producing electrical connection members
US5578508A (en) * 1993-10-28 1996-11-26 Kabushiki Kaisha Toshiba Vertical power MOSFET and process of fabricating the same
US5637898A (en) * 1995-12-22 1997-06-10 North Carolina State University Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 013, no. 128 (E-735), 29 March 1989 (1989-03-29) -& JP 63 296282 A (SONY CORP), 2 December 1988 (1988-12-02) *

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004507882A (en) * 2000-06-16 2004-03-11 ゼネラル セミコンダクター,インク. Semiconductor trench device with improved gate oxide layer integrity
JP2002083963A (en) * 2000-06-30 2002-03-22 Toshiba Corp Semiconductor element
US7531871B2 (en) 2000-06-30 2009-05-12 Kabushiki Kaisha Toshiba Power semiconductor switching element
US7189620B2 (en) 2001-10-30 2007-03-13 Mitsubishi Denki Kabushiki Kaisha Semiconductor device including a channel stop structure and method of manufacturing the same
US7868381B1 (en) 2002-03-22 2011-01-11 Vishay-Siliconix Structures of and methods of fabricating trench-gated MIS devices
US9324858B2 (en) 2002-03-22 2016-04-26 Vishay-Siliconix Trench-gated MIS devices
JP2005528796A (en) * 2002-05-31 2005-09-22 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Trench gate semiconductor device and manufacturing method
US7494876B1 (en) 2005-04-21 2009-02-24 Vishay Siliconix Trench-gated MIS device having thick polysilicon insulation layer at trench bottom and method of fabricating the same
US9893168B2 (en) 2009-10-21 2018-02-13 Vishay-Siliconix Split gate semiconductor device with curved gate oxide profile
US10453953B2 (en) 2010-03-02 2019-10-22 Vishay-Siliconix Structures and methods of fabricating dual gate devices
US9825167B2 (en) 2010-03-03 2017-11-21 Renesas Electronics Corporation Method of manufacturing a P-channel power MOSFET
US11114559B2 (en) 2011-05-18 2021-09-07 Vishay-Siliconix, LLC Semiconductor device having reduced gate charges and superior figure of merit
US10263522B2 (en) 2014-01-31 2019-04-16 Renesas Electronics Corporation Semiconductor integrated circuit device and power supply system
US9397568B2 (en) 2014-01-31 2016-07-19 Renesas Electronics Corporation Semiconductor integrated circuit device and power supply system
US10003262B2 (en) 2014-01-31 2018-06-19 Renesas Electronics Corporation Semiconductor integrated circuit device and power supply system
TWI629861B (en) * 2014-01-31 2018-07-11 日商瑞薩電子股份有限公司 Semiconductor integrated circuit device and power supply system
US9722592B2 (en) 2014-01-31 2017-08-01 Renesas Electronics Corporation Semiconductor integrated circuit device and power supply system
WO2015114802A1 (en) * 2014-01-31 2015-08-06 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit device and power supply system
KR20160114498A (en) 2014-01-31 2016-10-05 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor integrated circuit device and power system
US10234486B2 (en) 2014-08-19 2019-03-19 Vishay/Siliconix Vertical sense devices in vertical trench MOSFET
US10444262B2 (en) 2014-08-19 2019-10-15 Vishay-Siliconix Vertical sense devices in vertical trench MOSFET
US10527654B2 (en) 2014-08-19 2020-01-07 Vishay SIliconix, LLC Vertical sense devices in vertical trench MOSFET
US11217541B2 (en) 2019-05-08 2022-01-04 Vishay-Siliconix, LLC Transistors with electrically active chip seal ring and methods of manufacture
US11218144B2 (en) 2019-09-12 2022-01-04 Vishay-Siliconix, LLC Semiconductor device with multiple independent gates

Also Published As

Publication number Publication date
US6388286B1 (en) 2002-05-14
ATE392715T1 (en) 2008-05-15
WO2000025365A3 (en) 2001-09-07
US5998833A (en) 1999-12-07
EP1145327B2 (en) 2018-05-02
AU1213600A (en) 2000-05-15
DE69938562T2 (en) 2009-05-28
DE69938562T3 (en) 2018-09-06
JP4790908B2 (en) 2011-10-12
KR100628938B1 (en) 2006-09-27
EP1145327B1 (en) 2008-04-16
JP2002528916A (en) 2002-09-03
EP1145327A2 (en) 2001-10-17
DE69938562D1 (en) 2008-05-29
KR20010080325A (en) 2001-08-22

Similar Documents

Publication Publication Date Title
US5998833A (en) Power semiconductor devices having improved high frequency switching and breakdown characteristics
US6764889B2 (en) Methods of forming vertical mosfets having trench-based gate electrodes within deeper trench-based source electrodes
US5637898A (en) Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance
US6365462B2 (en) Methods of forming power semiconductor devices having tapered trench-based insulating regions therein
KR100326475B1 (en) Trench-gated mosfet with bidirectional voltage clamping
EP1396030B1 (en) Vertical power semiconductor device and method of making the same
EP0990268B1 (en) Latch-up free power mos-bipolar transistor
US5742076A (en) Silicon carbide switching devices having near ideal breakdown voltage capability and ultralow on-state resistance
US6545316B1 (en) MOSFET devices having linear transfer characteristics when operating in velocity saturation mode and methods of forming and operating same
US6078090A (en) Trench-gated Schottky diode with integral clamping diode
EP2362423B1 (en) Vertical power semiconductor device
US20070034942A1 (en) Power LDMOS transistor
CN114361250A (en) Mosfet with enhanced high frequency performance

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref country code: AU

Ref document number: 2000 12136

Kind code of ref document: A

Format of ref document f/p: F

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1999971151

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020017005137

Country of ref document: KR

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 578852

Kind code of ref document: A

Format of ref document f/p: F

WWP Wipo information: published in national office

Ref document number: 1020017005137

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWP Wipo information: published in national office

Ref document number: 1999971151

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1020017005137

Country of ref document: KR