WO2000046661A9 - Self-adjusting elasticity buffer - Google Patents
Self-adjusting elasticity bufferInfo
- Publication number
- WO2000046661A9 WO2000046661A9 PCT/US2000/002192 US0002192W WO0046661A9 WO 2000046661 A9 WO2000046661 A9 WO 2000046661A9 US 0002192 W US0002192 W US 0002192W WO 0046661 A9 WO0046661 A9 WO 0046661A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- read
- pointer
- write
- value
- data
- Prior art date
Links
- 239000000872 buffer Substances 0.000 title claims abstract description 88
- 210000000352 storage cell Anatomy 0.000 claims abstract description 81
- 238000012545 processing Methods 0.000 claims abstract description 19
- 230000003111 delayed effect Effects 0.000 claims abstract description 10
- 230000036316 preload Effects 0.000 claims description 162
- 238000000034 method Methods 0.000 claims description 41
- 238000004513 sizing Methods 0.000 claims description 4
- 230000004941 influx Effects 0.000 claims description 2
- 210000004027 cell Anatomy 0.000 description 17
- 238000010586 diagram Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 4
- 210000004460 N cell Anatomy 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU29754/00A AU2975400A (en) | 1999-02-05 | 2000-01-25 | Self-adjusting elasticity buffer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/246,038 | 1999-02-05 | ||
US09/246,038 US6233629B1 (en) | 1999-02-05 | 1999-02-05 | Self-adjusting elasticity data buffer with preload value |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000046661A1 WO2000046661A1 (en) | 2000-08-10 |
WO2000046661A9 true WO2000046661A9 (en) | 2002-03-28 |
Family
ID=22929090
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/002192 WO2000046661A1 (en) | 1999-02-05 | 2000-01-25 | Self-adjusting elasticity buffer |
Country Status (3)
Country | Link |
---|---|
US (3) | US6233629B1 (en) |
AU (1) | AU2975400A (en) |
WO (1) | WO2000046661A1 (en) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6233629B1 (en) * | 1999-02-05 | 2001-05-15 | Broadcom Corporation | Self-adjusting elasticity data buffer with preload value |
US6535920B1 (en) | 1999-04-06 | 2003-03-18 | Microsoft Corporation | Analyzing, indexing and seeking of streaming information |
US6748481B1 (en) * | 1999-04-06 | 2004-06-08 | Microsoft Corporation | Streaming information appliance with circular buffer for receiving and selectively reading blocks of streaming information |
US6897874B1 (en) * | 2000-03-31 | 2005-05-24 | Nvidia Corporation | Method and apparatus for providing overlay images |
US6952739B2 (en) * | 2000-08-03 | 2005-10-04 | International Business Machines Corporation | Method and device for parameter independent buffer underrun prevention |
FI109855B (en) * | 2000-08-25 | 2002-10-15 | Nokia Corp | Data stream filtering in a telecommunications network |
US7218977B2 (en) * | 2000-09-08 | 2007-05-15 | Diamondware, Ltd. | Software and process for play-cursor calculation |
US20020035655A1 (en) * | 2000-09-15 | 2002-03-21 | Dawn Finn | Method of checking for and recovering from underruns and overrun slips when writing to circular buffers in dynamic bandwidth circuit emulation services |
EP1221647A1 (en) * | 2001-01-04 | 2002-07-10 | Lucent Technologies Inc. | Virtual insertion of cells from a secondary source into a fifo |
AU2003213294A1 (en) * | 2002-02-25 | 2003-09-09 | Waters Investments Limited | An opaque additive to block stray light in teflon af light-guiding flowcells |
US7477649B2 (en) * | 2002-07-17 | 2009-01-13 | Lsi Corporation | Active FIFO threshold adjustment |
US7117316B2 (en) | 2002-08-05 | 2006-10-03 | Micron Technology, Inc. | Memory hub and access method having internal row caching |
US7319669B1 (en) | 2002-11-22 | 2008-01-15 | Qlogic, Corporation | Method and system for controlling packet flow in networks |
US6978344B2 (en) * | 2002-12-18 | 2005-12-20 | Lsi Logic Corporation | Shift register control of a circular elasticity buffer |
US7620038B1 (en) * | 2003-07-16 | 2009-11-17 | Starent Networks, Corp. | Using hot swap logic in a communication system |
US7234007B2 (en) * | 2003-09-15 | 2007-06-19 | Broadcom Corporation | Adjustable elasticity FIFO buffer have a number of storage cells equal to a frequency offset times a number of data units in a data stream |
TWI233053B (en) * | 2003-11-06 | 2005-05-21 | Via Tech Inc | Apparatus and method for initializing an elastic buffer |
CN1328668C (en) * | 2003-11-19 | 2007-07-25 | 威盛电子股份有限公司 | Initialization device of elastic buffer and method thereof |
US7330992B2 (en) | 2003-12-29 | 2008-02-12 | Micron Technology, Inc. | System and method for read synchronization of memory modules |
US7188219B2 (en) | 2004-01-30 | 2007-03-06 | Micron Technology, Inc. | Buffer control system and method for a memory system having outstanding read and write request buffers |
US7546400B2 (en) * | 2004-02-13 | 2009-06-09 | International Business Machines Corporation | Data packet buffering system with automatic threshold optimization |
US7930377B2 (en) | 2004-04-23 | 2011-04-19 | Qlogic, Corporation | Method and system for using boot servers in networks |
US7669190B2 (en) | 2004-05-18 | 2010-02-23 | Qlogic, Corporation | Method and system for efficiently recording processor events in host bus adapters |
US7519788B2 (en) * | 2004-06-04 | 2009-04-14 | Micron Technology, Inc. | System and method for an asynchronous data buffer having buffer write and read pointers |
US7577772B2 (en) * | 2004-09-08 | 2009-08-18 | Qlogic, Corporation | Method and system for optimizing DMA channel selection |
US7356808B2 (en) * | 2004-09-23 | 2008-04-08 | International Business Machines Corporation | Method, system and program product for porting code utilizing a portable execution environment |
US20060064531A1 (en) * | 2004-09-23 | 2006-03-23 | Alston Jerald K | Method and system for optimizing data transfer in networks |
US7380030B2 (en) * | 2004-10-01 | 2008-05-27 | Qlogic, Corp. | Method and system for using an in-line credit extender with a host bus adapter |
US7676611B2 (en) * | 2004-10-01 | 2010-03-09 | Qlogic, Corporation | Method and system for processing out of orders frames |
US7392437B2 (en) * | 2005-01-20 | 2008-06-24 | Qlogic, Corporation | Method and system for testing host bus adapters |
US7587532B2 (en) * | 2005-01-31 | 2009-09-08 | Texas Instruments Incorporated | Full/selector output from one of plural flag generation count outputs |
US7281077B2 (en) * | 2005-04-06 | 2007-10-09 | Qlogic, Corporation | Elastic buffer module for PCI express devices |
US7869054B2 (en) * | 2006-05-26 | 2011-01-11 | Medeikon Corporation | Polarization insensitive multiple probe |
US7698481B1 (en) | 2006-09-13 | 2010-04-13 | Marvell International Ltd. | Fibre channel elastic FIFO delay controller and loop delay method having a FIFO threshold transmission word adjuster for controlling data transmission rate |
US8047075B2 (en) * | 2007-06-21 | 2011-11-01 | Invensense, Inc. | Vertically integrated 3-axis MEMS accelerometer with electronics |
EP2210180B1 (en) * | 2007-10-11 | 2012-03-21 | Nxp B.V. | Method and system for controlling the admission of a storage means to a perpheral bus of a data reproduction system |
US20090180335A1 (en) * | 2008-01-15 | 2009-07-16 | Sivaraman Chokkalingam | Integrated circuit with reduced pointer uncertainly |
US20090225775A1 (en) * | 2008-03-06 | 2009-09-10 | Integrated Device Technology, Inc. | Serial Buffer To Support Reliable Connection Between Rapid I/O End-Point And FPGA Lite-Weight Protocols |
US20090228733A1 (en) * | 2008-03-06 | 2009-09-10 | Integrated Device Technology, Inc. | Power Management On sRIO Endpoint |
US8625621B2 (en) * | 2008-03-06 | 2014-01-07 | Integrated Device Technology, Inc. | Method to support flexible data transport on serial protocols |
US8312241B2 (en) * | 2008-03-06 | 2012-11-13 | Integrated Device Technology, Inc. | Serial buffer to support request packets with out of order response packets |
US8312190B2 (en) * | 2008-03-06 | 2012-11-13 | Integrated Device Technology, Inc. | Protocol translation in a serial buffer |
US8213448B2 (en) * | 2008-03-06 | 2012-07-03 | Integrated Device Technology, Inc. | Method to support lossless real time data sampling and processing on rapid I/O end-point |
US20090276559A1 (en) * | 2008-05-02 | 2009-11-05 | International Business Machines Corporation | Arrangements for Operating In-Line Memory Module Configurations |
EP2466478B1 (en) | 2010-12-20 | 2013-11-27 | STMicroelectronics (Grenoble 2) SAS | Communication system, and corresponding integrated circuit and method |
US9026761B2 (en) * | 2010-12-20 | 2015-05-05 | Stmicroelectronics (Grenoble 2) Sas | Interface system, and corresponding integrated circuit and method |
US20130066451A1 (en) * | 2011-09-14 | 2013-03-14 | Aravind Na Ganesan | System and method for mitigating frequency mismatch in a receiver system |
US9645602B2 (en) * | 2015-09-23 | 2017-05-09 | Qualcomm Incorporated | Frequency sensor for side-channel attack |
US9965219B2 (en) * | 2016-02-25 | 2018-05-08 | International Business Machines Corporation | Synchronizing a cursor based on consumer and producer throughputs |
US10146249B2 (en) * | 2016-09-23 | 2018-12-04 | Altera Corporation | Adaptive rate-matching first-in first-out (FIFO) system |
US20180293196A1 (en) * | 2017-04-10 | 2018-10-11 | Intel Corporation | System, Apparatus And Method For Link Training For A Multi-Drop Interconnect |
US10592442B2 (en) * | 2017-12-11 | 2020-03-17 | Advanced Micro Devices, Inc. | Asynchronous buffer with pointer offsets |
US11093400B2 (en) * | 2019-10-15 | 2021-08-17 | Sling Media Pvt. Ltd. | Lock-free sharing of live-recorded circular buffer resources |
CN111324564B (en) * | 2020-02-28 | 2021-08-24 | 西安微电子技术研究所 | Elastic caching method |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4258418A (en) * | 1978-12-28 | 1981-03-24 | International Business Machines Corporation | Variable capacity data buffer system |
US4600945A (en) * | 1983-03-31 | 1986-07-15 | Rca Corporation | Digital video processing system with raster distortion correction |
US5038277A (en) * | 1983-11-07 | 1991-08-06 | Digital Equipment Corporation | Adjustable buffer for data communications in a data processing system |
US4860193A (en) * | 1986-05-22 | 1989-08-22 | International Business Machines Corporation | System for efficiently transferring data between a high speed channel and a low speed I/O device |
US5117486A (en) * | 1989-04-21 | 1992-05-26 | International Business Machines Corp. | Buffer for packetizing block of data with different sizes and rates received from first processor before transferring to second processor |
US5179662A (en) * | 1989-08-31 | 1993-01-12 | International Business Machines Corporation | Optimized i/o buffers having the ability to increase or decrease in size to meet system requirements |
US5278956A (en) * | 1990-01-22 | 1994-01-11 | Vlsi Technology, Inc. | Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like |
DE4013317A1 (en) * | 1990-04-26 | 1990-08-23 | Ant Nachrichtentech | STAMPING METHOD FOR REDUCING THE WAITING PERIOD AND ARRANGEMENT FOR IMPLEMENTING THE METHOD |
DE4027967A1 (en) * | 1990-09-04 | 1992-03-05 | Philips Patentverwaltung | PLUG DECISION CIRCUIT FOR A BITRATE ADJUSTMENT ARRANGEMENT |
US5210829A (en) * | 1990-12-12 | 1993-05-11 | Digital Equipment Corporation | Adjustable threshold for buffer management |
AU1572995A (en) | 1994-02-11 | 1995-08-29 | Newbridge Networks Corporation | Method of dynamically compensating for variable transmission delays in packet networks |
DE4437136A1 (en) * | 1994-10-18 | 1996-04-25 | Philips Patentverwaltung | Transmission system with a control loop |
US5673396A (en) * | 1994-12-16 | 1997-09-30 | Motorola, Inc. | Adjustable depth/width FIFO buffer for variable width data transfers |
US5797042A (en) * | 1995-03-16 | 1998-08-18 | Intel Corporation | Method and apparatus for adjusting the buffering characteristic in the pipeline of a data transfer system |
SE505380C2 (en) * | 1995-11-06 | 1997-08-18 | Ericsson Telefon Ab L M | System at a transmission buffer |
US5884099A (en) * | 1996-05-31 | 1999-03-16 | Sun Microsystems, Inc. | Control circuit for a buffer memory to transfer data between systems operating at different speeds |
US5918073A (en) * | 1997-06-27 | 1999-06-29 | Advanced Micro Devices, Inc. | System and method for equalizing data buffer storage and fetch rates of peripheral devices |
US6233629B1 (en) * | 1999-02-05 | 2001-05-15 | Broadcom Corporation | Self-adjusting elasticity data buffer with preload value |
-
1999
- 1999-02-05 US US09/246,038 patent/US6233629B1/en not_active Expired - Lifetime
-
2000
- 2000-01-25 WO PCT/US2000/002192 patent/WO2000046661A1/en active Application Filing
- 2000-01-25 AU AU29754/00A patent/AU2975400A/en not_active Abandoned
- 2000-07-17 US US09/617,073 patent/US6408349B1/en not_active Expired - Lifetime
-
2002
- 2002-03-21 US US10/102,015 patent/US6611884B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20020174273A1 (en) | 2002-11-21 |
US6611884B2 (en) | 2003-08-26 |
US6233629B1 (en) | 2001-05-15 |
AU2975400A (en) | 2000-08-25 |
US6408349B1 (en) | 2002-06-18 |
WO2000046661A1 (en) | 2000-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6233629B1 (en) | Self-adjusting elasticity data buffer with preload value | |
US8041853B2 (en) | Adjustable elasticity FIFO buffer with preload value having a number of storage cells equal to frequency offset times between data units in a data stream | |
EP1185013B1 (en) | System and method for clock synchronization for USB sink device | |
US5594763A (en) | Fast synchronizing digital phase-locked loop for recovering clock information from encoded data | |
US6738917B2 (en) | Low latency synchronization of asynchronous data | |
US8184760B2 (en) | Adaptive elastic buffer for communications | |
US6952739B2 (en) | Method and device for parameter independent buffer underrun prevention | |
US20090323728A1 (en) | Asynchronous data fifo that provides uninterrupted data flow | |
US7546400B2 (en) | Data packet buffering system with automatic threshold optimization | |
US9104345B2 (en) | Rate controlled first in first out (FIFO) queues for clock domain crossing | |
US5226012A (en) | Buffer memory circuit having constant propagation delay | |
US6370600B1 (en) | Staging buffer for translating clock domains when source clock frequency exceeds target clock frequency | |
US9047421B2 (en) | Serial link buffer fill-level compensation using multi-purpose start of protocol data unit timing characters | |
US7027547B1 (en) | Method and apparatus for matching transmission rates across a single channel | |
EP1186994B1 (en) | Input data processing circuit | |
US20090034671A1 (en) | Synchronous circuit and method for receiving data | |
JP4706593B2 (en) | Packet signal receiver | |
US20050062525A1 (en) | Clock resynchronizer | |
JPH03117219A (en) | Variable length coding transmission system and transmitter and receiver for variable length coding transmission | |
KR20000026467A (en) | Asynchronous data communication system | |
EP1235372A2 (en) | Second order digital jitter attenuator | |
EP0456973A2 (en) | Synchronisation apparatus | |
JP2003037620A (en) | Method, equipment and system for data communication | |
KR20010078626A (en) | Apparatus Of Transmission Data Overflow Keeping | |
JPS6196846A (en) | Prediochronous slip control circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
AK | Designated states |
Kind code of ref document: C2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/5-5/5, DRAWINGS, REPLACED BY NEW PAGES 1/5-5/5; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |