WO2000062207A1 - Interconnect delay driven placement and routing of an integrated circuit design - Google Patents
Interconnect delay driven placement and routing of an integrated circuit design Download PDFInfo
- Publication number
- WO2000062207A1 WO2000062207A1 PCT/US2000/002133 US0002133W WO0062207A1 WO 2000062207 A1 WO2000062207 A1 WO 2000062207A1 US 0002133 W US0002133 W US 0002133W WO 0062207 A1 WO0062207 A1 WO 0062207A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- interconnect
- pin
- routing
- candidate
- computer system
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
- G06F30/3947—Routing global
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
Definitions
- the present invention relates to the field of integrated circuit (IC) design. More specifically, the present invention relates to the optimization of placement and routing for an IC design.
- IC integrated circuit
- EDA electronic design automation
- An EDA tool is provided with a placement and routing (P&R) module that optimizes placement and routing of an IC design in an interconnect delay driven manner.
- the P&R module systematically determines if it can improve (i.e. reduce) interconnect delays of the critical interconnect routing paths, by determining if it can improve the interconnect delay of each path's constituting segments connecting two pins through a component. For each such segment, the P&R modules determines if the interconnect delay of the segment can be improved by using a different interconnect routing path interconnecting the two pins through the component re-placed to a different location, and alternatively through a logically equivalent component placed at a different location.
- the interconnect delay determination for each segment is made by determining the interconnect delays between the source pin and a number of candidate locations, and the interconnect delays between the candidate locations and the destination pin. In one embodiment, in each case, the interconnect delay determination includes determining resistance and capacitance of the candidate source/destination portion of the segment.
- the interconnect delays for the candidate source/destination portions of a segment are determined employing a performance driven routing technique.
- the resistance determination includes determining the longitudinal length of the candidate source/destination portion of the segment
- the capacitance determination includes determining the congestion conditions of various interconnect planes and an average inter- wire distance for the interconnect plane where the candidate source/destination portion is disposed.
- the determined average inter-wire distance is used to look up capacitance contributions of various interconnect plane pairs from a predetermined capacitance table.
- the looked up capacitance contributions in turn are used to determined the capacitance in a weighted manner.
- Figure 1 illustrates an overview of the present invention in accordance with one embodiment
- Figure 2 illustrates interconnect delay determination for an interconnect routing path segment, in accordance with one embodiment
- Figure 3 illustrates determining interconnect delays for alternative interconnect routings, in accordance with one embodiment
- Figure 4 illustrates interconnect delay determination for a connection in accordance with one embodiment
- Figure 5 illustrates capacitance determination for a connection, in accordance with one embodiment
- Figure 6 further illustrates the concept of adjacent congested planes
- FIG. 7 illustrates a capacitance table in accordance with one embodiment
- Figure 8 illustrates an example EDA tool incorporated with the place and route module of the present invention, in accordance with one embodiment
- Figure 9 illustrates an example computer system suitable to be programmed with the programming instructions implementing the EDA tool of Fig. 8;
- Figure 10 illustrates an example critical source-destination pin pair interconnected through an intermediate component, and the alternatives considered to improve the interconnect delay between the two pins.
- a place and route (P&R) module of an EDA tool optimizes placements and routings of an IC design by systematically attempting to improve the interconnect delays of the critical interconnect routing paths.
- the P&R module attempts to improve the interconnect delay of a critical path by systematically attempting to improve the interconnect delays of the path's constituting segments, each segment interconnecting a source and destination pin pair (P s and P d ) through an intermediate component.
- the P&R module attempts to improve the interconnect delay of each source/destination portion of a segment by considering a number of candidate locations, to relocate the intermediate component or to substitute the intermediate component with another logically equivalent component at the candidate location (see Fig. 10).
- the P&R module determines for a given placement and routing the interconnect delays for all interconnect routing paths or path segments.
- the P&R module based on the determined interconnect delays for the interconnect routing paths and path segments, the P&R module identifies the critical interconnect paths. In one embodiment, these are interconnect paths incurring interconnect delays in excess of a design criteria. In an alternate embodiment, the critical interconnect paths are interconnect paths incurring the largest interconnect delays. In other embodiments, other definitions may also be employed instead.
- the P&R module determines if the interconnect delay for the critical interconnect path can be improved. The manner in which the determination is made will be described in more detail below.
- the P&R module determines if the process is to be repeated. That is, whether the P&R module is being used to reduce the interconnect delays of the critical interconnect paths to a level below a design criteria, or the P&R module is being used to determine the best interconnect delay achievable. In the former case, at block 104, all interconnect paths incurring interconnect delays in excess of the design critiera will be identified as critical interconnect paths. After one iteration, the P&R module simply reports and identifies for the designer, those critical interconnect paths still incurring interconnect delays in excess of the design criteria, such that alternative approaches to reducing their delays may be considered instead.
- the interconnect paths incurring the largest interconnect delays are identified as the critical interconnect paths.
- the P&R module continues at 104 again to identify the critical interconnect paths incurring the largest interconnect delays. If no new critical interconnect path emerges, the P&R module terminates the process, branch 105, as no further improvement can be achieved using the same technique. For example, there were 3 critical interconnect paths, and the interconnect delays for 2 of the paths were improved by 20% while the third one was improved by 10%, and the third one remains to be the only one incurring the largest interconnect delay. However, if at least one new critical interconnect path emerges, the P&R module repeats 106 for the new critical interconnect paths.
- the P&R module selects a segment of the critical interconnect path interconnecting a source pin and a destination pin through an intermediate component.
- the P&R module determines if the interconnect delay of the critical interconnect path segment can be improved (i.e. reduced) by using a different route, interconnecting the source and destination pins through the intermediate component re-placed at a different location, and alternatively, through a logically equivalent component disposed at a different location.
- the process continues with another segment, if there are additional segments.
- the P&R modules selects one of these alternative interconnect routing paths, based primarily on interconnect delay. In alternate embodiments, other factors such as wire size, and so forth may be considered also. The process continues until eventually improvements for all such segments of the critical interconnect path have been attempted.
- Fig. 3 illustrates operation 204 of Fig. 2 in accordance with one embodiment.
- the P&R module logically partitions the IC into a number of regions (also referred to as locations).
- the P&R module determines interconnect delays for various candidate routing alternatives interconnecting the source pin to a number of candidate locations.
- the P&R module determines interconnect delays for various candidate routing alternatives interconnecting the destination pin to a number of candidate locations. In various embodiments, the determinations of these interconnect delays, including identification of the candidate locations, are made using various performance driven routing techniques.
- the performance driven routing is performed in accordance the approach disclosed in Liu et al., "New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wiring Sizing", 33 rd Design Automation Conference, June 1996.
- the performance driven routing is performed in accordance the approach disclosed in Liu et al., "Design and Implementation of a Global Router Based on a New Layout-Driven timing Model with Three Poles", IEEE International Symposium on Circuits and Systems, June 1997.
- the performance driven routing is performed in accordance the approach disclosed in Hur et al., “Timing Driven Maze Routing", International Symposium on Physical Design (ISPD), April 1999.
- the P&R module determines the total interconnect delays for the candidate locations. For each candidate location, the P&R sums the interconnect delay incurred for the portion interconnecting the source pin to the location and the interconnect delay incurred for the portion interconnecting the candidate location to the destination pin. Additionally, if it is possible to re-place the component at the candidate location, and there is no logically equivalent component at the candidate location, the P&R module further sums the interconnect delay incurred by the component. However, if it is not possible to replace the component at the candidate location, but a logically equivalent component exists at the candidate location, the P&R module further sums the interconnect delay incurred by the logically equivalent component. If both options are available, the P&R further sums the smaller of the interconnect delay incurred by the component (re-placed at the candidate location) and the logically equivalent component (disposed at the candidate location), i.e. selecting the better of the two options.
- Figure 4 is a block diagram illustrating the determination of interconnect delay for an interconnect routing path segment.
- the P&R module determines the resistance for the interconnect routing path segment. In one embodiment, the resistance of the interconnect routing path segment is determined based primarily on the longitudinal dimension of the interconnect routing path segment.
- the P&R module determines the capacitance for the interconnect routing path segment. In one embodiment, the capacitance of the interconnect routing path segment is determined based primarily on the disposition locations of the ceiling and floor dense planes of the interconnect routing path segment and the congestion conditions of these planes, to be described more fully below.
- the P&R module determines the interconnect delay for the interconnect routing path segment, using the determined resistance and capacitance for the path segment. In one embodiment, the interconnect delay is determined using the Elmore model. (Note that while resistance is illustrated as being determined before capacitance, the present invention may also be practiced with capacitance being determined first.)
- the P&R module first determines the congestion conditions of various interconnect planes.
- the P&R module determines the congestion conditions of the plane where the path segment is disposed, and two planes above as well as the two planes below, if applicable (i.e. except if the plane where the path segment is disposed is the top most, next to the top most, bottom most or next to the bottom most plane).
- the congestion condition is measured in terms of wire density, i.e. amount of wire per unit area. In alternate embodiments, more or less adjacent planes may be considered instead.
- the P&R module estimates the average inter-wire distance for the plane where the path segment is disposed. In one embodiment, the estimation is based on the determined congestion condition, using an empirically determined function.
- the P&R module looks up a number of capacitance values from a predetermined capacitance table using the determined average inter-wire distance, for a number of floor and ceiling dense plane combinations.
- the P&R module estimates the capacitance value using the capacitance values retrieved from the predetermined capacitance table. In one embodiment, the P&R module makes the estimation in a weight manner.
- the capacitance is estimated by summing 0.6x0.5xc1 + 0.6x(1-0.5)xc2 + (1-0.6)x0.5xc3 + (1-0.6)x(1-0.5)xc4.
- the (1-p) term represents the probability that the ceiling/floor dense plane is not disposed at the i+1 /i-1
- interconnect routing path segment is disposed on one of the layer (also referred to as an interconnect plane), labeled as "connection layer”.
- the floor and ceiling dense planes are layers or interconnect planes "above” and “below” the connection layer having a congestion level that exceeds a predetermined level.
- the ceiling dense plane may be disposed at "connection layer + 1", “connection layer + 2", and so forth, whereas the floor dense plane may be disposed at "connection layer- 1" and so forth.
- FIG. 7 illustrates an example capacitance table in accordance with one embodiment. As shown, for the illustrated embodiment, capacitance table 700 is a multi-dimensional table, with multiple two dimensional tables 702 repeated in accordance with where the "ceiling dense plane" is disposed.
- Each two dimensional table 702 stores multiple rows of capacitance values (c,,), 704, one for each correspondingdisposition of the floor dense plane. For example, for the "ceiling dense plane" disposed on layer i+1 , the capacitance values for the floor dense planes disposed on connection layer i - 1 and connection layer i - 2 and so forth. Each row 704 stores the capacitance values (c,) for various average inter- wire distances for the particualr ceiling and floor dense plane combination, e.g. planes i+1 and i - 1.
- EDA tool suite 800 includes P&R module 802 incorporated with the teachings of the present invention as described earlier with references to Fig. 1-7 and 10. Additionally, EDA tool suite 800 includes other tool modules 804. Examples of these other tool modules 802 include but not limited to synthesis module, layout verification module and so forth.
- Figure 9 illustrates one embodiment of a computer system suitable for use to practice the present invention.
- computer system 900 includes processor 902 and memory 904 coupled to each other via system bus 906. Coupled to system bus 906 are non-volatile mass storage 908, such as hard disks, floppy disk, and so forth, input/output devices 910, such as keyboard, displays, and so forth, and communication interfaces 912, such as modem, LAN interfaces, and so forth.
- system memory 904 and non-volatile mass storage 908 are employed to store a working copy and a permanent copy of the programming instructions implementing the above described teachings of the present invention.
- System memory 904 and non-volatile mass storage 906 may also be employed to store the IC designs.
- the permanent copy of the programming instructions to practice the present invention may be loaded into non-volatile mass storage 908 in the factory, or in the field, using distribution source/medium 914 and optionally, communication interfaces 912.
- distribution medium 914 include recordable medium such as tapes, CDROM, DVD, and so forth.
- the programming instructions are part of a collection of programming instructions implementing EDA tool 800 of Fig. 8. The constitution of elements 902-914 are well known, and accordingly will not be further described.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000611206A JP2002541591A (en) | 1999-04-08 | 2000-01-24 | Interconnect Delay Driven Placement and Routing in Integrated Circuit Design |
EP00905779A EP1173817A1 (en) | 1999-04-08 | 2000-01-24 | Interconnect delay driven placement and routing of an integrated circuit design |
AU27410/00A AU2741000A (en) | 1999-04-08 | 2000-01-24 | Interconnect delay driven placement and routing of an integrated circuit design |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/290,013 | 1999-04-08 | ||
US09/290,013 US6327693B1 (en) | 1999-04-08 | 1999-04-08 | Interconnect delay driven placement and routing of an integrated circuit design |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000062207A1 true WO2000062207A1 (en) | 2000-10-19 |
Family
ID=23114164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/002133 WO2000062207A1 (en) | 1999-04-08 | 2000-01-24 | Interconnect delay driven placement and routing of an integrated circuit design |
Country Status (5)
Country | Link |
---|---|
US (1) | US6327693B1 (en) |
EP (1) | EP1173817A1 (en) |
JP (2) | JP2002541591A (en) |
AU (1) | AU2741000A (en) |
WO (1) | WO2000062207A1 (en) |
Families Citing this family (70)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6519745B1 (en) * | 2000-05-26 | 2003-02-11 | Magma Design Automation, Inc. | System and method for estimating capacitance of wires based on congestion information |
US6889372B1 (en) | 2000-07-15 | 2005-05-03 | Cadence Design Systems Inc. | Method and apparatus for routing |
US6898773B1 (en) | 2002-01-22 | 2005-05-24 | Cadence Design Systems, Inc. | Method and apparatus for producing multi-layer topological routes |
US7024650B2 (en) * | 2000-12-06 | 2006-04-04 | Cadence Design Systems, Inc. | Method and apparatus for considering diagonal wiring in placement |
US7055120B2 (en) | 2000-12-06 | 2006-05-30 | Cadence Design Systems, Inc. | Method and apparatus for placing circuit modules |
US7003754B2 (en) * | 2000-12-07 | 2006-02-21 | Cadence Design Systems, Inc. | Routing method and apparatus that use of diagonal routes |
US6957410B2 (en) | 2000-12-07 | 2005-10-18 | Cadence Design Systems, Inc. | Method and apparatus for adaptively selecting the wiring model for a design region |
US7080336B2 (en) | 2000-12-06 | 2006-07-18 | Cadence Design Systems, Inc. | Method and apparatus for computing placement costs |
WO2002047165A2 (en) | 2000-12-06 | 2002-06-13 | Simplex Solutions, Inc. | Method and apparatus for considering diagonal wiring in placement |
US6516455B1 (en) * | 2000-12-06 | 2003-02-04 | Cadence Design Systems, Inc. | Partitioning placement method using diagonal cutlines |
US6826737B2 (en) * | 2000-12-06 | 2004-11-30 | Cadence Design Systems, Inc. | Recursive partitioning placement method and apparatus |
US7073150B2 (en) | 2000-12-07 | 2006-07-04 | Cadence Design Systems, Inc. | Hierarchical routing method and apparatus that use diagonal routes |
US6915501B2 (en) | 2001-01-19 | 2005-07-05 | Cadence Design Systems, Inc. | LP method and apparatus for identifying routes |
US6738960B2 (en) * | 2001-01-19 | 2004-05-18 | Cadence Design Systems, Inc. | Method and apparatus for producing sub-optimal routes for a net by generating fake configurations |
US6564357B2 (en) * | 2001-03-30 | 2003-05-13 | Intel Corporation | Performance verification/analysis tool for full-chip designs |
US7082104B2 (en) | 2001-05-18 | 2006-07-25 | Intel Corporation | Network device switch |
US6877146B1 (en) | 2001-06-03 | 2005-04-05 | Cadence Design Systems, Inc. | Method and apparatus for routing a set of nets |
US6829757B1 (en) | 2001-06-03 | 2004-12-07 | Cadence Design Systems, Inc. | Method and apparatus for generating multi-layer routes |
US7069530B1 (en) | 2001-06-03 | 2006-06-27 | Cadence Design Systems, Inc. | Method and apparatus for routing groups of paths |
US6957408B1 (en) | 2002-01-22 | 2005-10-18 | Cadence Design Systems, Inc. | Method and apparatus for routing nets in an integrated circuit layout |
US7107564B1 (en) | 2001-06-03 | 2006-09-12 | Cadence Design Systems, Inc. | Method and apparatus for routing a set of nets |
US6951005B1 (en) | 2001-06-03 | 2005-09-27 | Cadence Design Systems, Inc. | Method and apparatus for selecting a route for a net based on the impact on other nets |
US6957411B1 (en) | 2001-06-03 | 2005-10-18 | Cadence Design Systems, Inc. | Gridless IC layout and method and apparatus for generating such a layout |
US6795958B2 (en) | 2001-08-23 | 2004-09-21 | Cadence Design Systems, Inc. | Method and apparatus for generating routes for groups of related node configurations |
US7155697B2 (en) | 2001-08-23 | 2006-12-26 | Cadence Design Systems, Inc. | Routing method and apparatus |
US7143382B2 (en) | 2001-08-23 | 2006-11-28 | Cadence Design Systems, Inc. | Method and apparatus for storing routes |
US6931616B2 (en) | 2001-08-23 | 2005-08-16 | Cadence Design Systems, Inc. | Routing method and apparatus |
US7398498B2 (en) | 2001-08-23 | 2008-07-08 | Cadence Design Systems, Inc. | Method and apparatus for storing routes for groups of related net configurations |
US7093224B2 (en) | 2001-08-28 | 2006-08-15 | Intel Corporation | Model-based logic design |
US6721925B2 (en) * | 2001-08-29 | 2004-04-13 | Intel Corporation | Employing intelligent logical models to enable concise logic representations for clarity of design description and for rapid design capture |
US7130784B2 (en) | 2001-08-29 | 2006-10-31 | Intel Corporation | Logic simulation |
US6983427B2 (en) * | 2001-08-29 | 2006-01-03 | Intel Corporation | Generating a logic design |
US6859913B2 (en) | 2001-08-29 | 2005-02-22 | Intel Corporation | Representing a simulation model using a hardware configuration database |
US7107201B2 (en) | 2001-08-29 | 2006-09-12 | Intel Corporation | Simulating a logic design |
US7073156B2 (en) * | 2001-08-29 | 2006-07-04 | Intel Corporation | Gate estimation process and method |
US6618846B2 (en) * | 2001-08-31 | 2003-09-09 | Synopsys, Inc. | Estimating capacitance effects in integrated circuits using congestion estimations |
US7058913B1 (en) | 2001-09-06 | 2006-06-06 | Cadence Design Systems, Inc. | Analytical placement method and apparatus |
US7197724B2 (en) | 2002-01-17 | 2007-03-27 | Intel Corporation | Modeling a logic design |
US6944841B1 (en) | 2002-01-22 | 2005-09-13 | Cadence Design Systems, Inc. | Method and apparatus for proportionate costing of vias |
US7089524B1 (en) | 2002-01-22 | 2006-08-08 | Cadence Design Systems, Inc. | Topological vias route wherein the topological via does not have a coordinate within the region |
US7117468B1 (en) | 2002-01-22 | 2006-10-03 | Cadence Design Systems, Inc. | Layouts with routes with different spacings in different directions on the same layer, and method and apparatus for generating such layouts |
US7080329B1 (en) | 2002-01-22 | 2006-07-18 | Cadence Design Systems, Inc. | Method and apparatus for identifying optimized via locations |
US6938234B1 (en) | 2002-01-22 | 2005-08-30 | Cadence Design Systems, Inc. | Method and apparatus for defining vias |
US6892371B1 (en) | 2002-01-22 | 2005-05-10 | Cadence Design Systems, Inc. | Method and apparatus for performing geometric routing |
US7096449B1 (en) | 2002-01-22 | 2006-08-22 | Cadence Design Systems, Inc. | Layouts with routes with different widths in different directions on the same layer, and method and apparatus for generating such layouts |
US7013451B1 (en) | 2002-01-22 | 2006-03-14 | Cadence Design Systems, Inc. | Method and apparatus for performing routability checking |
US6973634B1 (en) | 2002-01-22 | 2005-12-06 | Cadence Design Systems, Inc. | IC layouts with at least one layer that has more than one preferred interconnect direction, and method and apparatus for generating such a layout |
US7047512B1 (en) | 2002-06-04 | 2006-05-16 | Cadence Design Systems, Inc. | Method and apparatus for specifying a cost function that represents the estimated distance between an external state and a set of states in a space |
US7069531B1 (en) | 2002-07-15 | 2006-06-27 | Cadence Design Systems, Inc. | Method and apparatus for identifying a path between source and target states in a space with more than two dimensions |
US7073151B1 (en) | 2002-06-04 | 2006-07-04 | Cadence Design Systems, Inc. | Method and apparatus for identifying a path between a set of source states and a set of target states in a triangulated space |
US6986117B1 (en) | 2002-06-04 | 2006-01-10 | Cadence Design Systems, Inc. | Method and apparatus for identifying a path between source and target states |
US7624367B2 (en) | 2002-11-18 | 2009-11-24 | Cadence Design Systems, Inc. | Method and system for routing |
US7010771B2 (en) * | 2002-11-18 | 2006-03-07 | Cadence Design Systems, Inc. | Method and apparatus for searching for a global path |
US7480885B2 (en) | 2002-11-18 | 2009-01-20 | Cadence Design Systems, Inc. | Method and apparatus for routing with independent goals on different layers |
US7171635B2 (en) * | 2002-11-18 | 2007-01-30 | Cadence Design Systems, Inc. | Method and apparatus for routing |
US7003752B2 (en) * | 2002-11-18 | 2006-02-21 | Cadence Design Systems, Inc. | Method and apparatus for routing |
US7093221B2 (en) * | 2002-11-18 | 2006-08-15 | Cadence Design Systems, Inc. | Method and apparatus for identifying a group of routes for a set of nets |
US7080342B2 (en) * | 2002-11-18 | 2006-07-18 | Cadence Design Systems, Inc | Method and apparatus for computing capacity of a region for non-Manhattan routing |
US6988257B2 (en) * | 2002-11-18 | 2006-01-17 | Cadence Design Systems, Inc. | Method and apparatus for routing |
US6892369B2 (en) * | 2002-11-18 | 2005-05-10 | Cadence Design Systems, Inc. | Method and apparatus for costing routes of nets |
US7047513B2 (en) * | 2002-11-18 | 2006-05-16 | Cadence Design Systems, Inc. | Method and apparatus for searching for a three-dimensional global path |
US6996789B2 (en) * | 2002-11-18 | 2006-02-07 | Cadence Design Systems, Inc. | Method and apparatus for performing an exponential path search |
US7216308B2 (en) * | 2002-11-18 | 2007-05-08 | Cadence Design Systems, Inc. | Method and apparatus for solving an optimization problem in an integrated circuit layout |
US7013445B1 (en) | 2002-12-31 | 2006-03-14 | Cadence Design Systems, Inc. | Post processor for optimizing manhattan integrated circuits placements into non manhattan placements |
US7089519B1 (en) | 2002-12-31 | 2006-08-08 | Cadence Design System, Inc. | Method and system for performing placement on non Manhattan semiconductor integrated circuits |
US7506295B1 (en) | 2002-12-31 | 2009-03-17 | Cadence Design Systems, Inc. | Non manhattan floor plan architecture for integrated circuits |
US7076758B1 (en) * | 2003-08-07 | 2006-07-11 | Xilinx, Inc. | Using router feedback for placement improvements for logic design |
TW200538919A (en) * | 2004-05-21 | 2005-12-01 | Hon Hai Prec Ind Co Ltd | System and method for checking split plane of motherboard layout |
US7376921B2 (en) * | 2006-02-17 | 2008-05-20 | Athena Design Systems, Inc. | Methods for tiling integrated circuit designs |
US9189587B2 (en) * | 2013-10-03 | 2015-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip level critical point analysis with manufacturer specific data |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5610833A (en) * | 1992-06-02 | 1997-03-11 | Hewlett-Packard Company | Computer-aided design methods and apparatus for multilevel interconnect technologies |
US5666290A (en) * | 1995-12-27 | 1997-09-09 | Vlsi Technology, Inc. | Interactive time-driven method of component placement that more directly constrains critical paths using net-based constraints |
EP0814420A1 (en) * | 1996-01-08 | 1997-12-29 | Fujitsu Limited | Interactive cad apparatus for designing packaging of logic circuit |
US5761076A (en) * | 1994-04-19 | 1998-06-02 | Hitachi, Ltd. | Method for evaluating a driving characteristic of a device for a wiring, based upon lower order coefficients of series expansion form of complex admittance of the wiring |
US5764954A (en) * | 1995-08-23 | 1998-06-09 | International Business Machines Corporation | Method and system for optimizing a critical path in a field programmable gate array configuration |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072402A (en) | 1989-10-10 | 1991-12-10 | Vlsi Technology, Inc. | Routing system and method for integrated circuits |
US5550748A (en) | 1994-03-22 | 1996-08-27 | Cadence Design Systems, Inc. | Region search for delay routing and signal net matching |
US5838583A (en) | 1996-04-12 | 1998-11-17 | Cadence Design Systems, Inc. | Optimized placement and routing of datapaths |
US5818729A (en) | 1996-05-23 | 1998-10-06 | Synopsys, Inc. | Method and system for placing cells using quadratic placement and a spanning tree model |
US5798936A (en) | 1996-06-21 | 1998-08-25 | Avant| Corporation | Congestion-driven placement method and computer-implemented integrated-circuit design tool |
US5847965A (en) | 1996-08-02 | 1998-12-08 | Avant| Corporation | Method for automatic iterative area placement of module cells in an integrated circuit layout |
US6002857A (en) * | 1996-11-14 | 1999-12-14 | Avant! Corporation | Symbolic constraint-based system for preroute reconstruction following floorplan incrementing |
JPH10163330A (en) * | 1996-12-03 | 1998-06-19 | Nec Corp | Apparatus and method for optimizing delay in taking layout in consideration |
-
1999
- 1999-04-08 US US09/290,013 patent/US6327693B1/en not_active Expired - Lifetime
-
2000
- 2000-01-24 EP EP00905779A patent/EP1173817A1/en not_active Withdrawn
- 2000-01-24 JP JP2000611206A patent/JP2002541591A/en active Pending
- 2000-01-24 AU AU27410/00A patent/AU2741000A/en not_active Abandoned
- 2000-01-24 WO PCT/US2000/002133 patent/WO2000062207A1/en active Application Filing
-
2003
- 2003-01-23 JP JP2003014386A patent/JP2003271690A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5610833A (en) * | 1992-06-02 | 1997-03-11 | Hewlett-Packard Company | Computer-aided design methods and apparatus for multilevel interconnect technologies |
US5761076A (en) * | 1994-04-19 | 1998-06-02 | Hitachi, Ltd. | Method for evaluating a driving characteristic of a device for a wiring, based upon lower order coefficients of series expansion form of complex admittance of the wiring |
US5764954A (en) * | 1995-08-23 | 1998-06-09 | International Business Machines Corporation | Method and system for optimizing a critical path in a field programmable gate array configuration |
US5666290A (en) * | 1995-12-27 | 1997-09-09 | Vlsi Technology, Inc. | Interactive time-driven method of component placement that more directly constrains critical paths using net-based constraints |
EP0814420A1 (en) * | 1996-01-08 | 1997-12-29 | Fujitsu Limited | Interactive cad apparatus for designing packaging of logic circuit |
Also Published As
Publication number | Publication date |
---|---|
AU2741000A (en) | 2000-11-14 |
US6327693B1 (en) | 2001-12-04 |
JP2003271690A (en) | 2003-09-26 |
EP1173817A1 (en) | 2002-01-23 |
JP2002541591A (en) | 2002-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6327693B1 (en) | Interconnect delay driven placement and routing of an integrated circuit design | |
US6286128B1 (en) | Method for design optimization using logical and physical information | |
US6415422B1 (en) | Method and system for performing capacitance estimations on an integrated circuit design routed by a global routing tool | |
US6349403B1 (en) | Interative, gridless, cost-based layer assignment coarse router for computer controlled IC design | |
Cong et al. | Buffer block planning for interconnect-driven floorplanning | |
US6543043B1 (en) | Inter-region constraint-based router for use in electronic design automation | |
Kastner et al. | Predictable routing | |
US7222318B2 (en) | Circuit optimization for minimum path timing violations | |
EP0403826B1 (en) | Minimizing the interconnection cost of electronically linked objects | |
US7676780B2 (en) | Techniques for super fast buffer insertion | |
US20090013299A1 (en) | Buffer insertion to reduce wirelength in vlsi circuits | |
EP1543449A1 (en) | Method for eliminating routing congestion in an ic layout | |
US6405345B1 (en) | Updating placement during technology mapping | |
US6467069B2 (en) | Timing closure and noise avoidance in detailed routing | |
WO2004044793A1 (en) | Placement processing for programmable logic devices | |
Prabhakaran et al. | Simultaneous scheduling, binding and floorplanning in high-level synthesis | |
US7010767B2 (en) | Insertion of repeaters without timing constraints | |
Wu et al. | Coupling aware timing optimization and antenna avoidance in layer assignment | |
US7519933B2 (en) | Converging repeater methodology for channel-limited SOC microprocessors | |
US5701255A (en) | Cell generation method and cell generation system | |
US20060041852A1 (en) | Targeted optimization of buffer-tree logic | |
Alpert et al. | The coming of age of physical synthesis | |
US8443325B1 (en) | Method and apparatus for utilizing constraints for the routing of a design on a programmable logic device | |
US7107563B1 (en) | Integrated circuit signal routing using resource cost assignment and costing data | |
Chang et al. | Interconnect-driven floorplanning with fast global wiring planning and optimization |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 2000 611206 Country of ref document: JP Kind code of ref document: A |
|
REEP | Request for entry into the european phase |
Ref document number: 2000905779 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000905779 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2000905779 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |