WO2000075986A9 - Plastic package for an optical integrated circuit device and method of making - Google Patents
Plastic package for an optical integrated circuit device and method of makingInfo
- Publication number
- WO2000075986A9 WO2000075986A9 PCT/US2000/015276 US0015276W WO0075986A9 WO 2000075986 A9 WO2000075986 A9 WO 2000075986A9 US 0015276 W US0015276 W US 0015276W WO 0075986 A9 WO0075986 A9 WO 0075986A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- cover
- integrated circuit
- package
- circuit device
- base
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 7
- 230000003287 optical effect Effects 0.000 title abstract description 74
- 239000004033 plastic Substances 0.000 title abstract description 13
- 239000011324 bead Substances 0.000 claims abstract description 144
- 239000000463 material Substances 0.000 claims abstract description 59
- 239000000853 adhesive Substances 0.000 claims abstract description 51
- 230000001070 adhesive effect Effects 0.000 claims abstract description 51
- 229910052751 metal Inorganic materials 0.000 claims abstract description 21
- 239000002184 metal Substances 0.000 claims abstract description 21
- 238000000465 moulding Methods 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 21
- 230000002093 peripheral effect Effects 0.000 claims description 19
- 238000007373 indentation Methods 0.000 claims description 7
- 238000003825 pressing Methods 0.000 claims 3
- 239000004020 conductor Substances 0.000 claims 2
- 239000008393 encapsulating agent Substances 0.000 abstract description 20
- 150000001875 compounds Chemical class 0.000 description 30
- 239000004593 Epoxy Substances 0.000 description 8
- 238000010137 moulding (plastic) Methods 0.000 description 8
- 239000011521 glass Substances 0.000 description 5
- 230000000750 progressive effect Effects 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 241000272168 Laridae Species 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000005388 borosilicate glass Substances 0.000 description 3
- 238000003486 chemical etching Methods 0.000 description 3
- 210000005069 ears Anatomy 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- ZEMPKEQAKRGZGQ-AAKVHIHISA-N 2,3-bis[[(z)-12-hydroxyoctadec-9-enoyl]oxy]propyl (z)-12-hydroxyoctadec-9-enoate Chemical compound CCCCCCC(O)C\C=C/CCCCCCCC(=O)OCC(OC(=O)CCCCCCC\C=C/CC(O)CCCCCC)COC(=O)CCCCCCC\C=C/CC(O)CCCCCC ZEMPKEQAKRGZGQ-AAKVHIHISA-N 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- -1 SUMITOMO 6300H Chemical class 0.000 description 2
- 238000001444 catalytic combustion detection Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000012778 molding material Substances 0.000 description 2
- 239000004417 polycarbonate Substances 0.000 description 2
- 229920000515 polycarbonate Polymers 0.000 description 2
- 239000004743 Polypropylene Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000003801 milling Methods 0.000 description 1
- 239000002991 molded plastic Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- BSIDXUHWUKTRQL-UHFFFAOYSA-N nickel palladium Chemical compound [Ni].[Pd] BSIDXUHWUKTRQL-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229920001155 polypropylene Polymers 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0203—Containers; Encapsulations, e.g. encapsulation of photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48639—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48655—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85447—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85464—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
Definitions
- the present invention is directed towards an improved plastic package for an integrated circuit device, and a method of making such a package.
- FIG. 1 is a cross sectional view of an inexpensive, conventional molded plastic package 1 known as a plastic dual in line package (“p-dip") .
- the elements of package 10 include an integrated circuit device 12, adhesive material (not shown) to attach integrated circuit device 12 to die pad 17, bond wires 13 that electrically connect bonding pads 14 on integrated circuit device 12 to individual leads 15 of the leadframe, and an adhesive plastic encapsulant material which covers the other components and forms package body 16.
- molding compound (a.k.a., encapsulant material) is molded above and below device 12, leads 15 and die pad 17 to form package body 16.
- the peripheral sides 17 of package body 16 are sloped to facilitate release from the mold used to make the package.
- Leads 15 extend from package body - 16.
- FIG. 2 is an example of a conventional molded package 20 for an optical integrated circuit device 23.
- Package 20 includes some of the same features as package 10 of Figure 1, so the same reference numbers will be used in Figure 2.
- Package 20 of Figure 2 includes leads 15 and die pad 17, upon which optical integrated circuit device 23 rests. Bond wires 13 extend between individual bonding pads 14 on optical device 23 and an individual lead 15. Encapsulant material is molded above and below the leadframe to form package body 16.
- package 20 of Figure 2 is the same as package 10 of Figure 1. Above leads 15, however, package 20 is modified to accommodate optical integrated circuit device 23.
- a portion of molded package body 16, namely, support structure 21, is formed on and above portions of leads 15.
- Package 20 of Figure 2 has two significant drawbacks. First, it is difficult to make. Second, it is expensive.
- a package within the present invention includes an optical integrated circuit device on a die pad. Metal bonding pads on the optical device are connected by bond wires to leads.
- the lower half of the package, which supports the die pad and leads, is molded insulative adhesive encapsulant material.
- the lower and side surfaces of the die pad and leads are covered with encapsulant material, so that the die pad and leads are in an embedded connection with the molded package base.
- the upper surfaces of the die pad and leads are not covered by the encapsulant material.
- the side surfaces of the die pad and leads have reentrant portions and asperities that lock the die pad and leads to the molded base.
- An initially viscous and subsequently hardened insulative adhesive bead surrounds the optical integrated circuit device.
- the bead extends above the upper surface of the optical device and the bond wires.
- An optically clear cover which may be formed of borosilicate glass or optically clear plastic, is adhesively connected to and supported above the device by the bead.
- the bead is in a press-fitted interconnection with the bead.
- the cover transmits light to a light-sensitive cell on the upper surface of the optical device.
- the optically clear cover includes locking features which enhance the connection of the cover to the adhesive bead and thus to the package.
- a method within the present invention for making such a package includes a first step of providing a leadframe including a die pad and radiating leads.
- the leadframe is conventional, except that the normally orthogonal side surfaces of the die pad and leads have been modified to include reentrant portion and asperities that lock the leadframe to the plastic encapsulating material.
- Step 2 places the leadframe in a conventional two-pocket mold.
- the upper pocket of the mold is blanked out by a bar so that encapsulant material does not enter the pocket.
- Insulative encapsulant material is provided to the lower pocket of the mold.
- the encapsulant material forms the lower half of the package.
- the lower and side surfaces of the die pad and leads of the leadframe are covered by molded encapsulant material.
- the upper surfaces of the die pad and leads are exposed. The reentrant portions and asperities of the side surfaces of the die pad and leads engage the encapsulate material, and prevent the die pad and leads from being pulled from the molded package base.
- Step 3 places and attaches an optical integrated circuit device on the exposed upper surface of the die pad.
- Step 4 electrically connects individual metal bonding pads on the optical device to individual leads of the leadframe.
- Step 5 applies a bead of a viscous adhesive material, such as epoxy, around the optical integrated circuit device.
- the bead covers and adheres to a portion of the exposed upper surface of each of the radiating leads.
- the location of the bead may vary.
- the bead may be a distance from the optical integrated circuit device, or alternatively may contact the upper surface of the die pad and the side surfaces of the optical device.
- the bead covers the die pad, the side surfaces of the optical device, and a peripheral portion of the upper surface of the optical device .
- Step 6 provides an optically clear planar cover.
- the side surfaces of the cover include locking features, such as an indentation or protrusion, that enhance the connection of the cover to the bead.
- the surface of the optically clear cover that faces the bead includes locking features, such as a groove, located where the bead meets the cover to enhance the connection between the cover and the bead.
- Step 7 squarely places the cover on the still-viscous bead so that the cover is centered over the integrated circuit device, and presses the cover into the bead.
- the bead material supports the cover above the bond wires and optical device.
- Step 8 hardens the bead.
- Step 9 is a debar and dejunk step, wherein the dam bar and flash are removed.
- Step 10 trims and forms the leads. This step removes the tie bar.
- the leads may be plated before Step 9, or pre-plated leads may be used.
- the leads may be formed into a variety of conventional styles, such as gull wing, through hole, or PLCC styles.
- Figure 1 is a cross-sectional side view of a conventional molded p-dip package .
- Figure 2 is a cross-sectional side view of a conventional molded p-dip package for an optical integrated circuit device.
- Figure 3 is a cross-sectional side view of a package for an optical integrated circuit device.
- Figure 4 is a flow chart of a method of making a package for an optical integrated circuit device.
- Figure 5 is a plan view of a leadframe.
- Figure 6 is a cross-sectional view of a die pad and lead of the leadframe of Figure 5 showing encapsulant locking features .
- Figure 7 is a cross-sectional view of a second embodiment of the die pad and leads of the leadframe of Figure 5.
- Figure 8 is a cross-sectional view of third embodiment of the die pad and leads of the leadframe of Figure 5.
- Figure 9 is a cross-sectional view of fourth embodiment of the die pad and leads of the leadframe of Figure 5.
- Figure 10 is a cross-sectional side view of an incomplete package after encapsulant material is molded beneath and on the side surfaces of the leadframe.
- Figure 11 is a cross-sectional side view of an incomplete package after an adhesive bead is applied around the optical integrated circuit device.
- Figure 12 is a cross-sectional side view of an alternative package where the adhesive bead covers exposed portions of the die pad and the side surfaces of the optical integrated circuit device .
- Figure 12A is a cross-sectional side view of an alternative package where the adhesive bead covers exposed portions of the die pad, and the side surfaces and a peripheral portion of the upper surface of the optical integrated circuit device .
- Figure 13 is a cross-sectional side view of a first alternative optically clear cover for the package of Figure 3 wherein the side surfaces of the cover include an arced surface .
- Figure 14 is a cross-sectional side view of a second alternative optically clear cover for the package of Figure 3 wherein the side surfaces of the cover have a diagonal orientation relative to a planar first surface of the aperture cover .
- Figure 15 is a cross-sectional side view of a third alternative optically clear cover for the package of Figure 3 wherein the side surfaces of the cover have a diagonal portion and an orthogonal portion.
- Figure 16 is a cross-sectional side view of a fourth alternative optically clear cover for the package of Figure 3 wherein the side surfaces of the cover include a rectangular lip and a recessed orthogonal portion.
- Figure 17 is a cross-sectional side view of a fifth alternative optically clear cover for the package of Figure 3 wherein the side surfaces of the cover include an arc-shaped indentation.
- Figure 18 is a cross-sectional side view of an alternative package where the optically clear cover is on the adhesive bead.
- Figure 19 shows an alternative optically clear cover for the package of Figure 18 where a groove is cut into the cover where the cover meets the adhesive bead.
- Figure 20 is a cross-sectional view of a fifth embodiment of the die pad and leads of the leadframe of Figure 5.
- Figure 21 is a cross-sectional view of an alternative package having a molded cap above and around the optical device .
- Figure 22 is an alternative cap for the package of Figure 21, wherein the cap has an anti-scratch feature.
- Figure 3 shows a package 30 in accordance with the present invention.
- Package 3 includes a molded package base 31.
- Base 31 is formed of a commercially available insulative molding compound, such as SUMITOMO 6300H, a high stress compound from the Sumitomo Company of Japan.
- Alternative compounds include NITTO MP-8000AN plastic molding compound from the Nitto Company of Japan, or EME 7351 UT plastic molding compound from the Sumitomo Company.
- Molded base 31 of Figure 3 includes a substantially planar upper first surface 32 (see Figure 10 also) , an opposite substantially planar lower second surface 33, and tapered peripheral side surfaces 34 between first surface 32 and second surface 33.
- Die pad 35 Embedded in base 31 of Figure 3 at first surface 32 is a rectangular metal die pad 35.
- Die pad 35 has a planar or substantially planar upper first surface 36, an opposite planar or substantially planar lower second surface 37, and a side surfaces 38 between first surface 36 and second surface 37.
- die pad 35 may vary. Second surface 37 and side surfaces 38 of die pad 35 are covered by the plastic molding material that forms base 31. First surface 36 of die pad 25 is exposed, i.e., not covered by the plastic molding material.
- a plurality of metal leads 39 also are embedded in base 31 at first surface 32 of base 31.
- a first portion 40 (Figure 10) of each lead 39 is internal to package 30 and is in the same horizontal plane as die pad 35.
- a second portion 41 ( Figure 10) of each lead 39 extends beyond sides 38 of base 31 and ultimately is bent into a through-hole configuration ( Figure 3) .
- leads 39 may be formed into any conventional package style, including PLCC and gull wing styles .
- Each lead 39 of Figures 3 and 10 includes a planar or substantially planar upper first surface 42, an opposite planar or substantially planar second surface 43, and side surfaces 44 between first surface 42 and second surface 43.
- Second surfaces 43 and side surfaces 44 of first portions 40 of leads 39 are covered by the plastic molding compound that forms base 31.
- First surfaces 42 of first portion 40 of leads 39 are exposed, i.e., not covered by plastic molding compound.
- Optical integrated circuit device 23 is centrally placed on and attached to first surface 36 of die pad 35.
- Exemplary optical integrated circuit devices are EPROMs, CCDs, and camera devices.
- Optical device 23 has an upper first surface 45, an opposite lower second surface 46, and orthogonal side surfaces 47 between first surface 45 and second surface 46.
- Second surface 45 of optical device 23 is on first surface 36 of die pad 35.
- Light sensitive cell 24 is on first surface 45 of optical device 23.
- Each of a plurality of metal bonding pads 14 at the perimeter of upper first surface 45 of device 23 is connected by a gold bond wire 13 to a first surface 42 of a first portion 40 of a lead 39.
- Adjacent to and surrounding optical device 23 of Figure 3 and Figure 11 is an adhesive bead 48.
- Bead 48 is completely around device 23 and is spaced apart from and does not contact optical device 23.
- Adhesive beads for integrated circuit packages also are described in U.S. Patent Application Nos . 08/844,536 (filed April 18, 1997) and 09/050,666 filed (March 30, 1998), which are incorporated herein by reference in their entirety.
- An example material for bead 48 is HYSOL 4451 epoxy, which is available from the Dexter/Hysol Corp. of City of Industry, CA.
- Adhesive bead 48 of Figure 3 is applied in a viscous state onto upper first surface 32 of base 31 around optical device 23.
- bead 48 covers the exposed upper first surfaces 42 of first portions 40 of leads 39.
- Bead 48 extends to a height above first surface 32 of base 31 that is greater than the heights of device 23 and bond wires 13.
- An optically clear cover 49 forms the top of package 30 of Figure 3.
- Cover 49 has a planar first surface 50, an opposite planar second surface 51, and orthogonal peripheral side surfaces 52 between first surface 50 and second surface 51.
- Cover 49 has a rectangular perimeter in this embodiment, but the perimeter shape and area of cover 49 may vary to match the perimeter shape of bead 48, which also may vary.
- Second surface 51 of cover 49 is squarely and centrally placed onto viscous bead 48, and then pressed into bead 48 so that cover 49 is in a press-fitted interconnection with bead 48.
- the material of bead 48 covers a peripheral portion of lower second surface 51 of cover 49, side surfaces 52 of cover 49 around the entire perimeter of cover 49, and a peripheral portion of upper first surface 50 of cover 49. Bead 48 is then hardened.
- bead 48 supports cover 49 above upper first surface 45 of device 23, bond wires 13, and upper first surface 32 of base 31.
- bead 48 may support cover 49 a distance in the range of about 0.3 to 0.5 mm above upper first surface 32 of base 31.
- the dimensions of the elements of package 3 of Figure 3 vary depending on the application. For example, larger optical devices 23 require larger packages.
- Optical device 23 of Figure 3 is located within a closed cavity 53 that is created by and bounded by upper first surface 32 of base 31, bead 48 around optical device 23, and lower second surface 51 of cover 49.
- Figure 4 is a flow chart showing one embodiment of a method within the present invention for making a package like the example shown in Figure 3.
- Step 1 of Figure 4 provides a thin metal leadframe having encapsulant locking features on the side surfaces of the die pad and leads of the leadframe.
- Figure 5 is a plan view of a leadframe 56 within the present invention for making package 30 of Figure 3. Shading is used in Figure 5 to identify the metal of leadframe 56.
- the actual pattern of a leadframe for making a package 30 within the present invention varies with the application, so the pattern of leadframe 56 is exemplary only.
- leadframes for multiple packages may be formed from a single sheet of metal, and the multiple packages can be formed in parallel .
- Leadframe 56 is made of a conventional leadframe metal, such as copper or copper alloys, plated copper or plated copper alloys, Alloy 42 (42% nickel, 58% iron), or copper plated steel, depending on the application.
- the surfaces of leads 39 to which bond wires are attached may be plated with silver, gold, nickel palladium, or copper, depending on the application.
- Leadframe 56 of Figure 5 includes a central die pad 35 and radiating leads 39.
- a dam bar 57 and a tie bar 58 interconnect leads 39.
- Staggered anchor ears 59 extend perpendicularly from the lateral side surfaces 44 of first portion 40 of leads 39. In a completed package, anchor ears 59 prevent leads 39 from being pulled horizontally from package base 31. Alternatively, holes may be formed in leads 39 instead of having anchor ears.
- Leadframe 56 of Figure 5 is identical to conventional leadframes, except for side surfaces 38 of die pad 35 and side surfaces 44 of leads 39.
- side surfaces 28 and 32 of Figures 5-9 have locking features to ensure a secure connection between die pad 35 and leads 39 and the plastic molding compound that forms package base 31 of Figure 3.
- side surfaces 38 and 44 are covered by the plastic molding compound which forms base 31 of Figure 3.
- Figures 6-9 and 20 provide alternative cross-sectional side views of a die pad 35 and an exemplary lead 39 of leadframe 56 of Figure 5 and package 30 of Figure 3. As shown, the die pad and leads of Figures 6-9 and 20 have locking features that prevent the die pad and leads from being pulled vertically from molded base 31 of Figure 3.
- side surfaces 38 of die pad 35 and side surfaces 44 of lead 39 have reentrant portions.
- the upper and lower portions of side surfaces 38 and 44 are reentrant such that there is a protruding central peak 60 between the reentrant portions. Molding compound flows into the reentrant portions of side surfaces 38 and 44. Accordingly, the reentrant portions of side surfaces 38 of die pad 35 and side surfaces 44 of leads 39 of Figure 6 enhance the connection between the molding compound of base 31 of Figure 3 and die pad 35 and leads 39.
- side surfaces 38 of die pad 35 and side surfaces 44 of lead 39 of Figure 6 have a roughly-textured surface that includes numerous asperities. Molding compound flows into the areas of the asperities . The asperities also enhance the connection between the molding compound that forms package base 31 of package 30 of Figure 3 and die pad 35 and the leads 39 of package 30.
- Figure 7 shows an alternative profile for side surfaces 38 of die pad 35 and side surfaces 44 of leads 39 of leadframe 56 of Figure 5 and package 30 of Figure 3.
- side surfaces 38 and 44 each have a reentrant central depression 61 and a roughly-textured surface that includes numerous asperities. Molding compound flows into central depression 61 and into the areas of the asperities. The reentrant portion and asperities of side surfaces 38 and 44 of Figure 7 enhance the connection between the molding compound of package base 31 of Figure 3 and die pad 35 and the leads 39.
- Figure 8 shows an alternative profile for side surfaces 38 of die pad 35 and side surfaces 44 of leads 39 of leadframe 56 of Figure 5 and package 30 of Figure 3.
- side surfaces 38 and 44 include a protruding, rounded lip 62 adjacent to lower second surfaces 37 and 43 of die pad 35 and lead 39, respectively.
- Lip 62 has a roughly-textured surface which includes numerous asperities.
- Side surfaces 38 and 44 also have a reentrant orthogonal portion 63 between lip 62 and upper first surfaces 36 and 42 of die pad 35 and leads 39, respectively. Molding compound flows around lip 62 and contacts orthogonal portion 63. Molding compound material also flows into the asperities.
- Figure 9 shows an alternative profile for side surfaces 38 of die pad 35 and side surfaces 44 of leads 39 of leadframe 56 of Figure 5 and package 30 of Figure 3.
- side surfaces 38 and 44 each include a protruding rectangular lip 64 adjacent to lower second surfaces 37 and 43 of die pad 35 and lead 39, respectively.
- Side surfaces 38 and 44 also have a reentrant orthogonal portion 65 between lip 64 and upper first surfaces 36 and 42 of die pad 35 and lead 39, respectively. Molding compound flows around lip 64 and contacts orthogonal portion 65.
- the reentrant portions of side surfaces 38 of die pad 35 and side surfaces 44 of lead 39 of Figure 9 enhance the connection between the molding compound of molded base 31 of Figure 3 and die pad 35 and the leads 39 of package 30.
- Leadframe 56 of Figure 5 is formed from rolled strip metal stock by wet chemical etching or mechanical stamping using progressive devices.
- chemical etching also known as chemical milling
- metal-dissolving chemicals are a process that uses photolithography and metal-dissolving chemicals to etch a pattern into a metal strip.
- the photoresist is exposed to ultraviolet light through a photo mask having a desired pattern, and is subsequently developed and cured.
- Metal dissolving chemicals are sprayed on or otherwise applied to the masked strip, and exposed portions of the strip are etched away, leaving the desired pattern.
- progressive stamping uses sets of progressive devices to mechanically remove metal from a metal strip. Each of a plurality of stamping stations uses one of the devices to punch a distinct small area of metal from the strip as the strip moves through the stations. The combined work of the devices produces the desired pattern of the leadframe.
- a leadframe 56 ( Figure 5) having side surfaces 38 and 44 of Figure 6 can be formed by chemically etching the rolled strip metal stock from both sides using a conventional liquid etchant. The etch process is stopped early so that there is an underetching of all of the side surfaces of the components of leadframe 56, including side surfaces 38 of die pad 35 and side surfaces 44 of leads 39, compared to the time it would take to form orthogonal side surfaces.
- the size and shape of central peak 60 of Figure 6 is controlled by the amount of underetching.
- the wet etching also creates the asperities.
- a leadframe 56 ( Figure 5) having side surfaces 38 and 44 of Figure 7 can be formed by chemically etching the rolled strip metal stock from one side using a conventional liquid etchant. The etch process is continued beyond the time required to form orthogonal side surfaces for the components of leadframe 56, i.e., there is an overetching. The size and shape of central depression 61 of Figure 7 is controlled by the amount of overetching. The etching also creates the asperities.
- a leadframe 56 ( Figure 5) having side surfaces 38 and 44 of Figure 8 can be formed in a two step process.
- the first step of such a process involves forming a leadframe 56 by chemical etching or progressive stamping so that the side surfaces of the components of leadframe 56, including side surface 38 of die pad 35 and side surface 44 of leads 39, have an orthogonal profile.
- the second step involves coining the lower surface of the leadframe 56, i.e., applying a high pressure impact to the lower surface of the leadframe 56. This coining step deforms the side surfaces of leadframe 40 adjacent to the impacted surface so that the rounded, asperity-marked protruding lips 62 of Figure 8 are formed.
- a leadframe 56 ( Figure 5) having side surfaces 38 and 44 of Figure 9 can be formed by progressive stamping.
- the side surfaces of the components of leadframe 56 including side surfaces 38 of die pad 35 and the side surfaces 44 of leads 39, can be provided with a rectangular lip 64 and a reentrant orthogonal portion 65 by including intermediate stamping steps which do not fully cut through the rolled strip metal stock before finally cutting through the rolled strip sheet.
- the intermediate stamping steps and the final cutting steps combine to form the rectangular, protruding lips 64 of side surfaces 38 and 44 of Figure 9.
- Step 2 of Figure 4 places leadframe 56 in a mold having two pockets for making conventional p-dip packages.
- the upper pocket of the mold above leadframe 56 is blanked out by a pocket bar so that encapsulant material does not enter the upper pocket and does not cover the upper surface of leadframe 56.
- molding compound only enters the lower pocket of the mold.
- a commercially available, high stress molding compound by Sumitomo Company of Japan, SUMITOMO 6300H is usable.
- Other standard encapsulant materials such as NITTO MP-8000AN molding compound from the Nitto Company of Japan, and EME 7351 UT molding compound from the Sumitomo Company of Japan also can be used.
- Figure 10 is a cross-sectional side view of an incomplete package after Step 2 of Figure 4.
- Step 2 forms package base 31, as shown in Figures 3 and 10.
- Molding compound is molded beneath and on the lower and side surfaces of the central portion of leadframe 56.
- Step 2 of Figure 4 is performed so that the molding compound covers lower second surface 37 and side surface 38 of die pad 35 and lower second surfaces 43 and side surfaces 44 of leads 39. Accordingly, the reentrant portions and asperities (if any) shown in Figures 6-9 and 20 engage the molding compound and lock die pad 35 and leads 39 to base 31 ( Figures 3 and 10) .
- Step 2 concludes with a deflash step, wherein any excess molding compound that inadvertently covers first surface 42 of leads 39 or first surface 36 of die pad 35 is removed from first surface 42 of leads 39 and first surface 36 of die pad 35.
- This may be performed, for example, by directing a high pressure water stream including polypropylene beads at the first surface 42 of leads 39 and first surface 36 of die pad 35.
- Step 3 of Figure 4 places lower second surface 43 of optical integrated circuit device 23 on the exposed upper first surface 36 of die pad 35 of leadframe 56, and attaches second surface 43 of device 23 to first surface 36 of die pad 35. Step 3 is performed with a conventional device attach machine and adhesive.
- Step 4 of Figure 4 electrically connects each bonding pad 14 on optical device 23 to an upper first surface 42 of a first portion 40 of a lead 39.
- conventional gold bond wires 13 are connected between pads 14 and leads 39. Conventional bond wire attachment methods are used.
- Step 5 of Figure 4 applies a bead of a viscous adhesive material, such as epoxy, on the upper surfaces of base 31 and leadframe 56 around optical device 23.
- Figure 11 shows an adhesive bead 48 on first surface 32 of base 31 and a portion of first surfaces 42 of first portions 40 of leads 39 of leadframe 56.
- bead 48 surrounds optical device 23. Bead 48 also covers and adheres to first surface 32 of base 31 and to a portion of the upper first surface 42 of a first portion 40 of each lead 39. First surface 42 and bead 48 form a cavity 53 around and above optical device 23. Cavity 53 ultimately is closed by the placement of cover 49 onto bead 48.
- Example dimensions for bead 48 are about 0.5 mm to 0.8 mm in width at base 31, and about 0.8 mm to 1.0 mm in height above base 31. Bead 48 must be sized so that, even in a viscous state, bead 48 will, at least temporarily, support cover 49 above bond wires 13, optical device 23, and base 31. Upon hardening, bead 48 permanently supports cover 49 above bond wires 13, optical device 23, and base 31 ( Figure 3) .
- Figure 12 shows an alternative embodiment of a package within the present invention.
- Package 66 of Figure 12 is the same as package 30 of Figure 3, and is made the same way, except with respect to the location of the adhesive bead around optical device 23.
- bead 67 of Figure 12 covers portions of first surface 32 of base 31 and first surface 42 of radiating leads 39.
- bead 67 covers an exposed peripheral portion of first surface 36 of die pad 35 around device 23, a portion of side surfaces 47 of optical device 23, and a lower portion of bond wires 13, including the connection between bond wires 13 and leads 39.
- bead 67 does not contact first surface 45 of optical device 23.
- a dot 68 of the bead material or some other adhesive material or epoxy covers the connection between each bond wire 13 and bonding pad 14.
- Figure 12A shows another alternative embodiment of a package within the present invention.
- Package 69 of Figure 12A is identical to package 30 of Figure 3 and package 66 of Figure 12, and is made the same way, except as to the location of bead 70 around optical device 23.
- Bead 70 of Figure 12A covers portions of first surface 32 of base 31 and first surface 42 of leads 39, an exposed peripheral portion of first surface 36 of die pad 35 around optical device 23, the entirety of side surfaces 47 of optical device 23, bond wires 13, and a peripheral portion of upper first surface 45 of optical device 23, including the connection between bonding pads 14 and bond wires 13. Care is taken, however, that bead 70 does not contact optical cell 24 of device 23.
- Step 6 of Figure 4 provides a thin optically clear cover through which light may be transmitted.
- cover 49 is sized so that the area of cover 49 is equal to the area bounded by the mid-point of the width of bead 48. Accordingly, cover 49 may be press-fitted into bead 48 so that side surfaces 52 of cover 49 are covered by bead 48 ( Figure 3) .
- Example materials for cover 48 of Figure 3 include glass, such as borosilicate glass. An example thickness of a borosilicate glass cover 48 is about 0.5 mm, but the thickness may vary with the application. Alternatively, cover 48 can be made of any optically clear material, such as polycarbonate, clear plastic or quartz.
- Step 7 of Figure 4 places optically clear cover 49 onto the still-viscous bead 48, so that a peripheral portion of and all around second surface 51 of cover 49 contacts the top of bead 48 all around cover 49 and optical device 23.
- cover 49 is pressed by gravity or the application of force into bead 48, so that the entire height of side surfaces 52 and a peripheral portion of and all around first surface 50 of cover 49 is covered by bead 48.
- cover 49 is in a press-fitted interconnection with bead 48. Step 7 closes cavity 53.
- Step 7 may be performed by hand, by a conventional pick and place machine, or with the modified pick and place machine described in U.S. patent application 08/844,536, which was filed on April 18, 1997 and is incorporated herein by reference.
- cover 49 is pressed a lesser distance into bead 48.
- all or just the lower part of the height of side surfaces 52 is press-fitted into bead 48, and bead 48 does not contact first surface 50 of cover 49.
- Step 8 of Figure 4 hardens bead 48.
- bead 48 is an epoxy
- Step 8 is performed by heating package 30 and bead 48 at about 150 degrees Celsius for approximately one hour.
- bead 48 supports cover 49 above optical device 23 and attaches cover 49 to base 31 of package 30 of Figure 3.
- Step 9 is a debar and dejunk step. In Step 9, excess molding compound that squirts out between the mold halves is removed. The dam bar also is removed.
- Step 10 of Figure 4 trims and forms leads 39 of package 30 of Figure 3 in a conventional manner.
- tie bar 58 is removed and the leads are bent and cut into a selected configuration.
- the leads may be plated before Step 10, if the leads are not already plated.
- the leads may be formed into a variety of conventional styles, such as gull wing, through hole, or PLCC styles.
- side surfaces 52 of cover 49 are orthogonal.
- the side surfaces of the optically clear cover may include locking features that enhance the connection between the optically clear package cover and adhesive bead 48 around optical device 23.
- Figures 13-17 show alternative optically clear package covers 71, 75, 77, 81 and 85, respectively, for package 30 of Figure 3.
- the side surfaces of each cover in Figures 13-17 include a reentrant portion (s) as a locking feature for enhancing the connection between the optically clear cover and bead 48 and package 30 of Figure 3.
- a reentrant portion s
- Figure 13 is a cross-sectional side view of a first alternative optically clear cover 71 for package 30 of Figure 3.
- Cover 71 includes a side surface 72 between upper first surface 50 and lower second surface 51. Beginning at second surface 51, side surface 72 of cover 71 includes a protruding arced portion 73. Between arced portion 73 and first surface 50 is an orthogonal portion 74.
- Bead 48 covers protruding portion 73 and applies downward force on protruding portion 73, which locks cover 71 to bead 48 and package 30. Bead 48 also contacts orthogonal portion 74.
- Side surface 72 may be formed by cutting cover 71 from a sheet of glass or other optically clear material using a rounded saw blade
- Figure 14 is a cross-sectional side view of a second alternative optically clear cover 75 for package 30 of Figure 3.
- Cover 75 includes a side surface 76 between upper first surface 50 and lower second surface 51.
- Side surface 76 is flat and has a diagonal orientation relative to first surface 50 and second surface 51A.
- Side surface 76 slopes laterally inward from second surface 51 toward first surface 50 of cover 75.
- Bead 48 covers all or part of side surface 76 and applies downward force on side surface 76, which locks cover 75 to bead 48 and package 30.
- Side surface 76 may be formed by cutting cover 75 from a sheet of glass or other optically clear material using a wedge-shaped saw blade.
- Figure 15 is a cross-sectional side view of a third alternative optically clear cover 77 for package 30 of Figure 3.
- side surface 78 of cover 77 includes a protruding diagonal portion 79 that slopes laterally inward from second surface 51 towards first surface 50.
- an orthogonal portion 80 is an orthogonal portion 80.
- Bead 48 covers diagonal portion 79 of side surface 78 and applies downward force on side surface 78, which locks cover 77 to bead 48 and package 30.
- Side surface 78 may be formed by cutting cover 77 from a sheet of glass or other optically clear material using a saw blade having a wedge- shaped tip and an orthogonal portion above the tip.
- Figure 16 is a cross-sectional side view of a fourth alternative optically clear cover 81 for package 30 of Figure 3. Beginning adjacent to second surface 51, side surface 82 of cover 81 includes a protruding rectangular lip 83. Between lip 83 and first surface 50 is an orthogonal portion 84. Bead 48 covers lip 83, contacts orthogonal portion 84, and applies downward force on side surface 82, which locks cover 81 to bead 48 and package 30. Side surface 82 may be formed using a step- cut saw blade.
- Figure 17 is a cross-sectional side view of a fifth alternative optically clear cover 85 for package 30 of Figure 3. Cover 85 has a side surface 86.
- indentation 87 On side surface 86, near second surface 51 of cover 85, is an 180 degree arc-shaped indentation 87. The remainder of side surface 86 is orthogonal. Bead 48 flows into indentation 87 and applies downward force on cover 85, which locks cover 85 to bead 48 and package 30. Indentation 87 may be formed with a rounded saw blade. Alternatively, such an indentation may have other shapes, such as square or triangular. Other shapes for the optically clear covers of the packages of the present invention may be adapted from those disclosed in U.S. patent application number 09/118,197, which was filed on July 17, 1998 and is incorporated in full in the present application by reference. Figure 18 shows an alternative package 88 within the present invention.
- Package 88 is identical to package 30 of Figure 3, and is made the same way, except that the area of optically clear cover 89 is equal to or greater than the area within the outer perimeter of adhesive bead 48. Accordingly, bead 48 contacts and adheres only to lower second surface 51 of cover 89, and does not contact side surfaces 52 or upper first surface 50 of cover 89. In such an embodiment, second surface 51 of cover 89 is on and adhesively connected to bead 48 around optical device 23, but is not pressed into bead 48.
- an encapsulant locking feature such as a groove or equivalent, may be formed on or cut into second surface 51 where cover 89 contacts bead 48.
- Figure 19 shows an example groove 90 in a cover 89.
- Groove 90 increases the surface area of cover 89 in contact with bead 48, and thereby strengthens the connection between cover 89 and bead 48 and package 30.
- groove 90 or an equivalent locking feature on second surface 51 may be combined with one of the side surface locking features of Figures 13-17.
- Figure 20 shows a fifth alternative profile of reentrant side surfaces 38 of die pad 35 and reentrant side surfaces 44 of leadframe 56 of Figure 5 and package 30 of Figure 3.
- side surfaces 38 and 44 each include an approximately rectangular projection 91 as an encapsulant locking feature.
- Projection 91 is between first surfaces 42 and 36 and second surfaces 43 and 37 of die pad 35 and leads 39.
- Side surfaces 38 and 44 and projection 91 have asperities.
- Side surfaces 38 and 44, including projection 91 are formed by chemical etching from both sides of die pad 35 and leads 39 using a mask.
- Figure 21 is a cross-sectional view of an alternative package 92 within the present invention for optical integrated circuit device 23.
- Package 92 of Figure 21 is similar to, but differs from package 30 of Figure 3 in that, instead of a planar cover 49 and bead 48, a shaped, molded cap 93 encloses optical device 23 above first surface 32 of base 31.
- Cap 93 is a thin, hollow, approximately cubic structure open at one side that forms a cavity 53 above and around optical device 23.
- Cap 93 includes four thin, slightly sloped, and approximately rectangular-in-area sidewalls 94 that are joined to a thin, planar, approximately rectangular-in-area upper side 95. (In the cross-sectional view of Figure 21, only two sidewalls 94 are shown) .
- Cap 93 has an opening opposite to side 95 and adjacent to the foot-like extensions 96 of sidewalls 94.
- a lower surface 97 of extensions 96 of sidewalls 94 of cap 93 is adhesively joined by epoxy (not shown) to upper first surface 32 of molded base 31 and upper first surface 42 of internal portion 40 of leads 39, forming a tight seal around the perimeter of first surface 32.
- Epoxy is applied onto first surface 32 of base 31 completely around optical device 23.
- Cap 93 is then placed onto epoxy 99. Care is taken to ensure cap 93 is squarely placed on upper first surface 32 so that planar upper side 95 of cap 93 is parallel to upper first surface 45 and cell 24 of optical device 23.
- Cap 93 is injection molded, for example, and is formed of an optically clear material, such as optically clear plastic or polycarbonate. This package embodiment is used, for example, with through hole lead configurations. Of course, other shapes for cap 93 are possible. The key feature is that cap 93 provides an enclosure for device 23.
- Figure 22 shows an alternative, anti-scratch embodiment of a cap for package 92.
- Cap 98 includes all of the features of cap 93, plus a projection 99 that extends above and around the periphery of upper side 95. Projection 101 prevents scratches on upper side 95 when cap 98 is inverted or something is placed on cap 98.
- An alternative method for Step 5 of Figure 4 is to apply adhesive bead 48 of Figures 3 and 11 in two steps.
- a first step applies the bead on upper surface 32 of base 31 substantially around optical integrated circuit device 23, leaving a small gap or dip in bead 48.
- the small gap or dip is filled with additional bead material, closing cavity 53. Leaving such a gap or dip in bead 48 allows gases within cavity 53 to escape while bead 48 hardens, and thus prevents cocking of cover 49.
- a bead material, such as Hysol 4323, which sticks to itself, can be used. This technique is described in U.S. patent application number 08/844,536, which is incorporated by reference. Cap 93 of package 92 of Figure 22 can be adhered to first surface 32 in the same two step manner.
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/324,710 US6274927B1 (en) | 1999-06-03 | 1999-06-03 | Plastic package for an optical integrated circuit device and method of making |
US09/324,710 | 1999-06-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000075986A1 WO2000075986A1 (en) | 2000-12-14 |
WO2000075986A9 true WO2000075986A9 (en) | 2002-06-20 |
Family
ID=23264753
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/015276 WO2000075986A1 (en) | 1999-06-03 | 2000-06-02 | Plastic package for an optical integrated circuit device and method of making |
Country Status (2)
Country | Link |
---|---|
US (2) | US6274927B1 (en) |
WO (1) | WO2000075986A1 (en) |
Families Citing this family (129)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3540210B2 (en) * | 1999-08-26 | 2004-07-07 | Necエレクトロニクス株式会社 | Structure of CCD mold package |
JP3461332B2 (en) * | 1999-09-10 | 2003-10-27 | 松下電器産業株式会社 | Lead frame, resin package and optoelectronic device using the same |
US7026710B2 (en) * | 2000-01-21 | 2006-04-11 | Texas Instruments Incorporated | Molded package for micromechanical devices and method of fabrication |
US6384472B1 (en) * | 2000-03-24 | 2002-05-07 | Siliconware Precision Industries Co., Ltd | Leadless image sensor package structure and method for making the same |
US6661084B1 (en) * | 2000-05-16 | 2003-12-09 | Sandia Corporation | Single level microelectronic device package with an integral window |
US6576539B1 (en) | 2000-10-13 | 2003-06-10 | Charles W.C. Lin | Semiconductor chip assembly with interlocked conductive trace |
TW473951B (en) * | 2001-01-17 | 2002-01-21 | Siliconware Precision Industries Co Ltd | Non-leaded quad flat image sensor package |
US6828663B2 (en) * | 2001-03-07 | 2004-12-07 | Teledyne Technologies Incorporated | Method of packaging a device with a lead frame, and an apparatus formed therefrom |
US6734552B2 (en) | 2001-07-11 | 2004-05-11 | Asat Limited | Enhanced thermal dissipation integrated circuit package |
US7015072B2 (en) | 2001-07-11 | 2006-03-21 | Asat Limited | Method of manufacturing an enhanced thermal dissipation integrated circuit package |
US6790710B2 (en) * | 2002-01-31 | 2004-09-14 | Asat Limited | Method of manufacturing an integrated circuit package |
US6861720B1 (en) | 2001-08-29 | 2005-03-01 | Amkor Technology, Inc. | Placement template and method for placing optical dies |
US6759266B1 (en) * | 2001-09-04 | 2004-07-06 | Amkor Technology, Inc. | Quick sealing glass-lidded package fabrication method |
JP4620303B2 (en) * | 2001-09-20 | 2011-01-26 | 株式会社東海理化電機製作所 | Semiconductor device and manufacturing method thereof |
EP1324386B1 (en) * | 2001-12-24 | 2011-06-15 | ABB Research Ltd. | Semiconductor module and method of manufacturing a semiconductor module |
US7190060B1 (en) | 2002-01-09 | 2007-03-13 | Bridge Semiconductor Corporation | Three-dimensional stacked semiconductor package device with bent and flat leads and method of making same |
US6936495B1 (en) | 2002-01-09 | 2005-08-30 | Bridge Semiconductor Corporation | Method of making an optoelectronic semiconductor package device |
US6987034B1 (en) | 2002-01-09 | 2006-01-17 | Bridge Semiconductor Corporation | Method of making a semiconductor package device that includes singulating and trimming a lead |
US6891276B1 (en) * | 2002-01-09 | 2005-05-10 | Bridge Semiconductor Corporation | Semiconductor package device |
US6809408B2 (en) * | 2002-01-31 | 2004-10-26 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with die pad having recessed portion |
US6784534B1 (en) | 2002-02-06 | 2004-08-31 | Amkor Technology, Inc. | Thin integrated circuit package having an optically transparent window |
US7238550B2 (en) * | 2002-02-26 | 2007-07-03 | Tandon Group Ltd. | Methods and apparatus for fabricating Chip-on-Board modules |
US20030178719A1 (en) * | 2002-03-22 | 2003-09-25 | Combs Edward G. | Enhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package |
SG105544A1 (en) * | 2002-04-19 | 2004-08-27 | Micron Technology Inc | Ultrathin leadframe bga circuit package |
EP1357605A1 (en) * | 2002-04-22 | 2003-10-29 | Scientek Corporation | Image sensor semiconductor package with castellation |
US6873024B1 (en) * | 2002-05-15 | 2005-03-29 | Eastman Kodak Company | Apparatus and method for wafer level packaging of optical imaging semiconductor devices |
US6940154B2 (en) * | 2002-06-24 | 2005-09-06 | Asat Limited | Integrated circuit package and method of manufacturing the integrated circuit package |
US6989122B1 (en) * | 2002-10-17 | 2006-01-24 | National Semiconductor Corporation | Techniques for manufacturing flash-free contacts on a semiconductor package |
US6900531B2 (en) * | 2002-10-25 | 2005-05-31 | Freescale Semiconductor, Inc. | Image sensor device |
JP2004319530A (en) * | 2003-02-28 | 2004-11-11 | Sanyo Electric Co Ltd | Optical semiconductor device and its manufacturing process |
JP4408636B2 (en) * | 2003-02-28 | 2010-02-03 | 三洋電機株式会社 | Circuit device and manufacturing method thereof |
US7365442B2 (en) * | 2003-03-31 | 2008-04-29 | Osram Opto Semiconductors Gmbh | Encapsulation of thin-film electronic devices |
JP3922255B2 (en) * | 2003-06-30 | 2007-05-30 | ブラザー工業株式会社 | Solid-state imaging device, manufacturing method thereof, and mounting method |
US20050009239A1 (en) * | 2003-07-07 | 2005-01-13 | Wolff Larry Lee | Optoelectronic packaging with embedded window |
US7012326B1 (en) | 2003-08-25 | 2006-03-14 | Xilinx, Inc. | Lid and method of employing a lid on an integrated circuit |
US6934065B2 (en) * | 2003-09-18 | 2005-08-23 | Micron Technology, Inc. | Microelectronic devices and methods for packaging microelectronic devices |
US7199438B2 (en) * | 2003-09-23 | 2007-04-03 | Advanced Semiconductor Engineering, Inc. | Overmolded optical package |
JP4372508B2 (en) * | 2003-10-06 | 2009-11-25 | ローム株式会社 | Lead frame manufacturing method, semiconductor device manufacturing method using the same, semiconductor device, and portable device and electronic device including the same |
US7064452B2 (en) * | 2003-11-04 | 2006-06-20 | Tai-Saw Technology Co., Ltd. | Package structure with a retarding structure and method of making same |
US7583862B2 (en) * | 2003-11-26 | 2009-09-01 | Aptina Imaging Corporation | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
US6905910B1 (en) * | 2004-01-06 | 2005-06-14 | Freescale Semiconductor, Inc. | Method of packaging an optical sensor |
US7476955B2 (en) * | 2004-01-06 | 2009-01-13 | Micron Technology, Inc. | Die package having an adhesive flow restriction area |
US7253397B2 (en) * | 2004-02-23 | 2007-08-07 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
US7253957B2 (en) * | 2004-05-13 | 2007-08-07 | Micron Technology, Inc. | Integrated optics units and methods of manufacturing integrated optics units for use with microelectronic imagers |
US8092734B2 (en) * | 2004-05-13 | 2012-01-10 | Aptina Imaging Corporation | Covers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagers |
US20050266592A1 (en) * | 2004-05-28 | 2005-12-01 | Intersil Americas, Inc. | Method of fabricating an encapsulated chip and chip produced thereby |
US20050275750A1 (en) * | 2004-06-09 | 2005-12-15 | Salman Akram | Wafer-level packaged microelectronic imagers and processes for wafer-level packaging |
US7498647B2 (en) * | 2004-06-10 | 2009-03-03 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
US7102159B2 (en) * | 2004-06-12 | 2006-09-05 | Macronix International Co., Ltd. | Ultra thin image sensor package structure and method for fabrication |
US7199439B2 (en) * | 2004-06-14 | 2007-04-03 | Micron Technology, Inc. | Microelectronic imagers and methods of packaging microelectronic imagers |
US7262405B2 (en) * | 2004-06-14 | 2007-08-28 | Micron Technology, Inc. | Prefabricated housings for microelectronic imagers |
US7232754B2 (en) | 2004-06-29 | 2007-06-19 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US7294897B2 (en) * | 2004-06-29 | 2007-11-13 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
US7416913B2 (en) * | 2004-07-16 | 2008-08-26 | Micron Technology, Inc. | Methods of manufacturing microelectronic imaging units with discrete standoffs |
US7189954B2 (en) * | 2004-07-19 | 2007-03-13 | Micron Technology, Inc. | Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers |
EP1619726A1 (en) * | 2004-07-22 | 2006-01-25 | St Microelectronics S.A. | Package for optical semiconductor detector |
US7402453B2 (en) * | 2004-07-28 | 2008-07-22 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
US20060023107A1 (en) * | 2004-08-02 | 2006-02-02 | Bolken Todd O | Microelectronic imagers with optics supports having threadless interfaces and methods for manufacturing such microelectronic imagers |
US7364934B2 (en) * | 2004-08-10 | 2008-04-29 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
US7397066B2 (en) * | 2004-08-19 | 2008-07-08 | Micron Technology, Inc. | Microelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagers |
EP1628338A1 (en) * | 2004-08-19 | 2006-02-22 | Optimum Care International Tech. Inc. | The manufacturing method of a modularized leadframe |
US7223626B2 (en) * | 2004-08-19 | 2007-05-29 | Micron Technology, Inc. | Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers |
US7429494B2 (en) | 2004-08-24 | 2008-09-30 | Micron Technology, Inc. | Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers |
US7115961B2 (en) * | 2004-08-24 | 2006-10-03 | Micron Technology, Inc. | Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devices |
US7276393B2 (en) * | 2004-08-26 | 2007-10-02 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
US20070148807A1 (en) * | 2005-08-22 | 2007-06-28 | Salman Akram | Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagers |
US7511262B2 (en) * | 2004-08-30 | 2009-03-31 | Micron Technology, Inc. | Optical device and assembly for use with imaging dies, and wafer-label imager assembly |
US7646075B2 (en) * | 2004-08-31 | 2010-01-12 | Micron Technology, Inc. | Microelectronic imagers having front side contacts |
US7300857B2 (en) * | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
JP4254669B2 (en) * | 2004-09-07 | 2009-04-15 | 豊田合成株式会社 | Light emitting device |
US7473889B2 (en) * | 2004-12-16 | 2009-01-06 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | Optical integrated circuit package |
US7271482B2 (en) * | 2004-12-30 | 2007-09-18 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7214919B2 (en) * | 2005-02-08 | 2007-05-08 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
GB0502628D0 (en) * | 2005-02-09 | 2005-03-16 | Melexis Nv | Optical data transceivers |
US7303931B2 (en) * | 2005-02-10 | 2007-12-04 | Micron Technology, Inc. | Microfeature workpieces having microlenses and methods of forming microlenses on microfeature workpieces |
US7190039B2 (en) * | 2005-02-18 | 2007-03-13 | Micron Technology, Inc. | Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers |
US20080157306A1 (en) * | 2005-02-23 | 2008-07-03 | Ki-Bum Sung | Lead Frame |
US7364945B2 (en) * | 2005-03-31 | 2008-04-29 | Stats Chippac Ltd. | Method of mounting an integrated circuit package in an encapsulant cavity |
US7508063B2 (en) * | 2005-04-05 | 2009-03-24 | Texas Instruments Incorporated | Low cost hermetically sealed package |
US7354800B2 (en) * | 2005-04-29 | 2008-04-08 | Stats Chippac Ltd. | Method of fabricating a stacked integrated circuit package system |
US20060284631A1 (en) * | 2005-05-31 | 2006-12-21 | Hamren Steven L | Imaging test socket, system, and method of testing an image sensor device |
US20060290001A1 (en) * | 2005-06-28 | 2006-12-28 | Micron Technology, Inc. | Interconnect vias and associated methods of formation |
US7795134B2 (en) * | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7288757B2 (en) * | 2005-09-01 | 2007-10-30 | Micron Technology, Inc. | Microelectronic imaging devices and associated methods for attaching transmissive elements |
US7262134B2 (en) | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
CN100483655C (en) * | 2005-09-09 | 2009-04-29 | 鸿富锦精密工业(深圳)有限公司 | Producing process for digital camera module |
CN100485893C (en) * | 2005-09-09 | 2009-05-06 | 鸿富锦精密工业(深圳)有限公司 | Producing process for video sensing chip packaging and structure |
US7388284B1 (en) | 2005-10-14 | 2008-06-17 | Xilinx, Inc. | Integrated circuit package and method of attaching a lid to a substrate of an integrated circuit |
US7456088B2 (en) | 2006-01-04 | 2008-11-25 | Stats Chippac Ltd. | Integrated circuit package system including stacked die |
US7768125B2 (en) | 2006-01-04 | 2010-08-03 | Stats Chippac Ltd. | Multi-chip package system |
US7723146B2 (en) * | 2006-01-04 | 2010-05-25 | Stats Chippac Ltd. | Integrated circuit package system with image sensor system |
US8629537B2 (en) * | 2006-01-23 | 2014-01-14 | Stats Chippac Ltd. | Padless die support integrated circuit package system |
US7449369B2 (en) * | 2006-01-23 | 2008-11-11 | Stats Chippac Ltd. | Integrated circuit package system with multiple molding |
US7750482B2 (en) | 2006-02-09 | 2010-07-06 | Stats Chippac Ltd. | Integrated circuit package system including zero fillet resin |
US8704349B2 (en) | 2006-02-14 | 2014-04-22 | Stats Chippac Ltd. | Integrated circuit package system with exposed interconnects |
CN101165527A (en) * | 2006-10-18 | 2008-04-23 | 鸿富锦精密工业(深圳)有限公司 | Portable electronic device |
US8089166B2 (en) | 2006-12-30 | 2012-01-03 | Stats Chippac Ltd. | Integrated circuit package with top pad |
US7656236B2 (en) | 2007-05-15 | 2010-02-02 | Teledyne Wireless, Llc | Noise canceling technique for frequency synthesizer |
TWI341026B (en) * | 2007-08-27 | 2011-04-21 | Siliconware Precision Industries Co Ltd | Sensor-type semiconductor device and method for fabricating the same |
US7824013B2 (en) * | 2007-09-25 | 2010-11-02 | Silverbrook Research Pty Ltd | Integrated circuit support for low profile wire bond |
US7669751B2 (en) | 2007-09-25 | 2010-03-02 | Silverbrook Research Pty Ltd | Method of forming low profile wire bonds between integrated circuits dies and printed circuit boards |
US8025204B2 (en) * | 2007-09-25 | 2011-09-27 | Silverbrook Research Pty Ltd | Method of wire bond encapsulation profiling |
WO2009039550A1 (en) * | 2007-09-25 | 2009-04-02 | Silverbrook Research Pty Ltd | Method of wire bond encapsulation profiling |
US7659141B2 (en) * | 2007-09-25 | 2010-02-09 | Silverbrook Research Pty Ltd | Wire bond encapsulant application control |
US7741720B2 (en) | 2007-09-25 | 2010-06-22 | Silverbrook Research Pty Ltd | Electronic device with wire bonds adhered between integrated circuits dies and printed circuit boards |
US8063318B2 (en) * | 2007-09-25 | 2011-11-22 | Silverbrook Research Pty Ltd | Electronic component with wire bonds in low modulus fill encapsulant |
US20090079097A1 (en) * | 2007-09-25 | 2009-03-26 | Silverbrook Research Pty Ltd | Electronic component with wire bonds in low modulus fill encapsulant |
US7988033B2 (en) * | 2007-09-25 | 2011-08-02 | Silverbrook Research Pty Ltd | Method of reducing wire bond profile height in integrated circuits mounted to circuit boards |
US7618842B2 (en) | 2007-09-25 | 2009-11-17 | Silverbrook Research Pty Ltd | Method of applying encapsulant to wire bonds |
US7875504B2 (en) * | 2007-09-25 | 2011-01-25 | Silverbrook Research Pty Ltd | Method of adhering wire bond loops to reduce loop height |
JP2009099680A (en) * | 2007-10-15 | 2009-05-07 | Panasonic Corp | Optical device and method of manufacturing the same |
US8179045B2 (en) | 2008-04-22 | 2012-05-15 | Teledyne Wireless, Llc | Slow wave structure having offset projections comprised of a metal-dielectric composite stack |
US7936033B2 (en) | 2008-12-29 | 2011-05-03 | Texas Instruments Incorporated | Micro-optical device packaging system |
US20100194465A1 (en) * | 2009-02-02 | 2010-08-05 | Ali Salih | Temperature compensated current source and method therefor |
US8124953B2 (en) * | 2009-03-12 | 2012-02-28 | Infineon Technologies Ag | Sensor device having a porous structure element |
US8362609B1 (en) | 2009-10-27 | 2013-01-29 | Xilinx, Inc. | Integrated circuit package and method of forming an integrated circuit package |
TWI401773B (en) * | 2010-05-14 | 2013-07-11 | Chipmos Technologies Inc | Chip package device and manufacturing method thereof |
US8810028B1 (en) | 2010-06-30 | 2014-08-19 | Xilinx, Inc. | Integrated circuit packaging devices and methods |
KR20130087249A (en) * | 2012-01-27 | 2013-08-06 | 삼성전자주식회사 | Semiconductor apparatus and image sensor package using the same |
US8810023B2 (en) * | 2012-07-06 | 2014-08-19 | Texas Instruments Incorporated | Cantilever packages for sensor MEMS (micro-electro-mechanical system) |
US9202660B2 (en) | 2013-03-13 | 2015-12-01 | Teledyne Wireless, Llc | Asymmetrical slow wave structures to eliminate backward wave oscillations in wideband traveling wave tubes |
US9478473B2 (en) * | 2013-05-21 | 2016-10-25 | Globalfoundries Inc. | Fabricating a microelectronics lid using sol-gel processing |
JP6293555B2 (en) * | 2014-03-31 | 2018-03-14 | 愛知時計電機株式会社 | Receiver |
US9728510B2 (en) | 2015-04-10 | 2017-08-08 | Analog Devices, Inc. | Cavity package with composite substrate |
JP6608672B2 (en) * | 2015-10-30 | 2019-11-20 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof, lead frame and manufacturing method thereof |
US10025033B2 (en) | 2016-03-01 | 2018-07-17 | Advanced Semiconductor Engineering, Inc. | Optical fiber structure, optical communication apparatus and manufacturing process for manufacturing the same |
US10241264B2 (en) | 2016-07-01 | 2019-03-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages |
US11914141B1 (en) | 2018-08-23 | 2024-02-27 | Apple Inc. | Electronic device with protected light sources |
US11037970B2 (en) * | 2018-11-01 | 2021-06-15 | Semiconductor Components Industries, Llc | Semiconductor package structure and related methods |
Family Cites Families (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3768157A (en) * | 1971-03-31 | 1973-10-30 | Trw Inc | Process of manufacture of semiconductor product |
US3838984A (en) | 1973-04-16 | 1974-10-01 | Sperry Rand Corp | Flexible carrier and interconnect for uncased ic chips |
CA1081411A (en) | 1975-12-24 | 1980-07-15 | Philipp W.H. Schuessler | Method for hermetically sealing an electronic circuit package |
JPS5553447A (en) * | 1978-10-16 | 1980-04-18 | Fujitsu Ltd | Semiconductor package of ultraviolet ray transmitting type |
JPS5619646A (en) | 1979-07-27 | 1981-02-24 | Hitachi Ltd | Resin sealing type semiconductor device |
JPS57132343A (en) * | 1981-12-25 | 1982-08-16 | Hitachi Ltd | Manufacture of semiconductor device for memory |
FR2521350B1 (en) | 1982-02-05 | 1986-01-24 | Hitachi Ltd | SEMICONDUCTOR CHIP HOLDER |
JPS59167037A (en) | 1983-03-14 | 1984-09-20 | Oki Electric Ind Co Ltd | Semiconductor device |
JPS6150353A (en) | 1984-08-20 | 1986-03-12 | Oki Electric Ind Co Ltd | Eprom device |
JPS6221250A (en) * | 1985-07-22 | 1987-01-29 | Hitachi Micro Comput Eng Ltd | Resin-sealed semiconductor device and manufacture thereof |
JPS62145748A (en) * | 1985-12-19 | 1987-06-29 | Mitsubishi Electric Corp | Semiconductor device |
JPS63127556A (en) * | 1986-11-17 | 1988-05-31 | Fuji Electric Co Ltd | Manufacture of semiconductor device |
JPS6428952A (en) * | 1987-07-24 | 1989-01-31 | Nec Corp | Solid-state image sensing device |
JPS6454749A (en) | 1987-08-26 | 1989-03-02 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacture thereof |
JPH01106456A (en) | 1987-10-19 | 1989-04-24 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit device |
MY104152A (en) * | 1988-08-12 | 1994-02-28 | Mitsui Chemicals Inc | Processes for producing semiconductor devices. |
US5256901A (en) * | 1988-12-26 | 1993-10-26 | Ngk Insulators, Ltd. | Ceramic package for memory semiconductor |
JPH02174144A (en) * | 1988-12-26 | 1990-07-05 | Sumitomo Electric Ind Ltd | Package for semiconductor device |
EP0388157B1 (en) * | 1989-03-15 | 1994-02-16 | Ngk Insulators, Ltd. | Ceramic lid for sealing semiconductor element and method of sealing a semiconductor element in a ceramic package |
US5057905A (en) * | 1989-08-25 | 1991-10-15 | Kyocera Corporation | Container package for semiconductor element |
US5230759A (en) * | 1989-10-20 | 1993-07-27 | Fujitsu Limited | Process for sealing a semiconductor device |
US5278429A (en) | 1989-12-19 | 1994-01-11 | Fujitsu Limited | Semiconductor device having improved adhesive structure and method of producing same |
US5117279A (en) * | 1990-03-23 | 1992-05-26 | Motorola, Inc. | Semiconductor device having a low temperature uv-cured epoxy seal |
US5192681A (en) | 1990-08-31 | 1993-03-09 | Texas Instruments Incorporated | Low cost erasable programmable read only memory package |
US5298685A (en) | 1990-10-30 | 1994-03-29 | International Business Machines Corporation | Interconnection method and structure for organic circuit boards |
JP2658661B2 (en) | 1991-09-18 | 1997-09-30 | 日本電気株式会社 | Method for manufacturing multilayer printed wiring board |
KR940001333A (en) * | 1992-06-16 | 1994-01-11 | 문정환 | Resin-sealed solid state image pickup device package and manufacturing method thereof |
US5436492A (en) | 1992-06-23 | 1995-07-25 | Sony Corporation | Charge-coupled device image sensor |
US5859471A (en) | 1992-11-17 | 1999-01-12 | Shinko Electric Industries Co., Ltd. | Semiconductor device having tab tape lead frame with reinforced outer leads |
KR960009089B1 (en) * | 1993-03-04 | 1996-07-10 | 문정환 | Mold for package molding and plastic charge-coupled device and the manufacturing method using the mold |
US5497032A (en) * | 1993-03-17 | 1996-03-05 | Fujitsu Limited | Semiconductor device and lead frame therefore |
JP3161142B2 (en) * | 1993-03-26 | 2001-04-25 | ソニー株式会社 | Semiconductor device |
US5336931A (en) | 1993-09-03 | 1994-08-09 | Motorola, Inc. | Anchoring method for flow formed integrated circuit covers |
US5521429A (en) | 1993-11-25 | 1996-05-28 | Sanyo Electric Co., Ltd. | Surface-mount flat package semiconductor device |
JPH07221217A (en) | 1993-12-10 | 1995-08-18 | Sumitomo Kinzoku Ceramics:Kk | Lid for semiconductor package and semiconductor package |
US5729038A (en) * | 1995-12-15 | 1998-03-17 | Harris Corporation | Silicon-glass bonded wafers |
JPH07307416A (en) | 1994-05-12 | 1995-11-21 | Toshiba Corp | Mounting of semiconductor chip and semiconductor device |
JP3243116B2 (en) | 1994-05-17 | 2002-01-07 | 株式会社日立製作所 | Semiconductor device |
US5554569A (en) | 1994-06-06 | 1996-09-10 | Motorola, Inc. | Method and apparatus for improving interfacial adhesion between a polymer and a metal |
US5436203A (en) | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
JP3417079B2 (en) | 1994-08-31 | 2003-06-16 | ソニー株式会社 | Method for manufacturing semiconductor device |
JP3475306B2 (en) | 1994-10-26 | 2003-12-08 | 大日本印刷株式会社 | Method for manufacturing resin-encapsulated semiconductor device |
JPH08306853A (en) | 1995-05-09 | 1996-11-22 | Fujitsu Ltd | Semiconductor device, manufacture thereof and manufacture of lead frame |
JPH098205A (en) | 1995-06-14 | 1997-01-10 | Dainippon Printing Co Ltd | Resin sealed semiconductor device |
JPH098206A (en) | 1995-06-19 | 1997-01-10 | Dainippon Printing Co Ltd | Lead frame and bga resin sealed semiconductor device |
JPH098207A (en) | 1995-06-21 | 1997-01-10 | Dainippon Printing Co Ltd | Resin sealed semiconductor device |
JP3163961B2 (en) | 1995-09-22 | 2001-05-08 | 日立電線株式会社 | Semiconductor device |
JP3393247B2 (en) | 1995-09-29 | 2003-04-07 | ソニー株式会社 | Optical device and method of manufacturing the same |
US5877546A (en) * | 1996-01-02 | 1999-03-02 | Lg Semicon Co., Ltd. | Semiconductor package with transparent window and fabrication method thereof |
JP2842355B2 (en) * | 1996-02-01 | 1999-01-06 | 日本電気株式会社 | package |
US5760465A (en) | 1996-02-01 | 1998-06-02 | International Business Machines Corporation | Electronic package with strain relief means |
US5977613A (en) | 1996-03-07 | 1999-11-02 | Matsushita Electronics Corporation | Electronic component, method for making the same, and lead frame and mold assembly for use therein |
JPH09260568A (en) | 1996-03-27 | 1997-10-03 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
US5894167A (en) | 1996-05-08 | 1999-04-13 | Micron Technology, Inc. | Encapsulant dam standoff for shell-enclosed die assemblies |
US5866953A (en) | 1996-05-24 | 1999-02-02 | Micron Technology, Inc. | Packaged die on PCB with heat sink encapsulant |
US5776798A (en) | 1996-09-04 | 1998-07-07 | Motorola, Inc. | Semiconductor package and method thereof |
JP3012816B2 (en) | 1996-10-22 | 2000-02-28 | 松下電子工業株式会社 | Resin-sealed semiconductor device and method of manufacturing the same |
US5981314A (en) | 1996-10-31 | 1999-11-09 | Amkor Technology, Inc. | Near chip size integrated circuit package |
US5977615A (en) | 1996-12-24 | 1999-11-02 | Matsushita Electronics Corporation | Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device |
US6117705A (en) | 1997-04-18 | 2000-09-12 | Amkor Technology, Inc. | Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate |
US6034429A (en) | 1997-04-18 | 2000-03-07 | Amkor Technology, Inc. | Integrated circuit package |
US5972738A (en) | 1997-05-07 | 1999-10-26 | Lsi Logic Corporation | PBGA stiffener package |
US6025640A (en) | 1997-07-16 | 2000-02-15 | Dai Nippon Insatsu Kabushiki Kaisha | Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device |
US5977630A (en) | 1997-08-15 | 1999-11-02 | International Rectifier Corp. | Plural semiconductor die housed in common package with split heat sink |
US5867368A (en) | 1997-09-09 | 1999-02-02 | Amkor Technology, Inc. | Mounting for a semiconductor integrated circuit device |
US5962810A (en) | 1997-09-09 | 1999-10-05 | Amkor Technology, Inc. | Integrated circuit package employing a transparent encapsulant |
US5949655A (en) * | 1997-09-09 | 1999-09-07 | Amkor Technology, Inc. | Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device |
US5989941A (en) | 1997-12-12 | 1999-11-23 | Micron Technology, Inc. | Encapsulated integrated circuit packaging |
US6229200B1 (en) | 1998-06-10 | 2001-05-08 | Asat Limited | Saw-singulated leadless plastic chip carrier |
US6143981A (en) | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
US6092281A (en) | 1998-08-28 | 2000-07-25 | Amkor Technology, Inc. | Electromagnetic interference shield driver and method |
US6281568B1 (en) | 1998-10-21 | 2001-08-28 | Amkor Technology, Inc. | Plastic integrated circuit device package and leadframe having partially undercut leads and die pad |
US6198171B1 (en) | 1999-12-30 | 2001-03-06 | Siliconware Precision Industries Co., Ltd. | Thermally enhanced quad flat non-lead package of semiconductor |
-
1999
- 1999-06-03 US US09/324,710 patent/US6274927B1/en not_active Expired - Lifetime
-
2000
- 2000-06-02 WO PCT/US2000/015276 patent/WO2000075986A1/en active Application Filing
-
2001
- 2001-04-20 US US09/839,861 patent/US6420204B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20010014486A1 (en) | 2001-08-16 |
US6274927B1 (en) | 2001-08-14 |
WO2000075986A1 (en) | 2000-12-14 |
US6420204B2 (en) | 2002-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6274927B1 (en) | Plastic package for an optical integrated circuit device and method of making | |
US6143981A (en) | Plastic integrated circuit package and method and leadframe for making the package | |
US6455356B1 (en) | Methods for moding a leadframe in plastic integrated circuit devices | |
US6611047B2 (en) | Semiconductor package with singulation crease | |
US6410979B2 (en) | Ball-grid-array semiconductor device with protruding terminals | |
US7332375B1 (en) | Method of making an integrated circuit package | |
US7732899B1 (en) | Etch singulated semiconductor package | |
US20080122048A1 (en) | Stamped leadframe and method of manufacture thereof | |
JP2001053094A (en) | Resin sealing method and device | |
US7112474B1 (en) | Method of making an integrated circuit package | |
US6476478B1 (en) | Cavity semiconductor package with exposed leads and die pad | |
US7005326B1 (en) | Method of making an integrated circuit package | |
US7071541B1 (en) | Plastic integrated circuit package and method and leadframe for making the package | |
US7030474B1 (en) | Plastic integrated circuit package and method and leadframe for making the package | |
US20020048851A1 (en) | Process for making a semiconductor package | |
US6893900B1 (en) | Method of making an integrated circuit package | |
JP3424184B2 (en) | Resin-sealed semiconductor device | |
JP2661152B2 (en) | Manufacturing method of IC card module | |
JPS6164132A (en) | Semiconductor device | |
JP2002368180A (en) | Lead frame, semiconductor device, and method of manufacturing the semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP KR SI |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: C2 Designated state(s): CA JP KR SI |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/14-14/14, DRAWINGS, REPLACED BY NEW PAGES 1/14-14/14; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |