WO2001006692A3 - Integrated ethernet switch - Google Patents
Integrated ethernet switch Download PDFInfo
- Publication number
- WO2001006692A3 WO2001006692A3 PCT/US2000/008637 US0008637W WO0106692A3 WO 2001006692 A3 WO2001006692 A3 WO 2001006692A3 US 0008637 W US0008637 W US 0008637W WO 0106692 A3 WO0106692 A3 WO 0106692A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- phy
- communication protocol
- mac
- drives
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Switches specially adapted for specific applications
- H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
- H04L49/254—Centralised controller, i.e. arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/45—Arrangements for providing or supporting expansion
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00921565A EP1166505B1 (en) | 1999-03-31 | 2000-03-31 | Integrated ethernet switch |
DE60027712T DE60027712T2 (en) | 1999-03-31 | 2000-03-31 | INTEGRATED ETHERNET AGENCY |
AU41864/00A AU4186400A (en) | 1999-03-31 | 2000-05-31 | Integrated ethernet switch |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12714799P | 1999-03-31 | 1999-03-31 | |
US60/127,147 | 1999-03-31 | ||
US09/492,265 | 2000-01-27 | ||
US09/492,265 US7899052B1 (en) | 1999-01-27 | 2000-01-27 | Memory structure for resolving addresses in a packet-based network switch |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001006692A2 WO2001006692A2 (en) | 2001-01-25 |
WO2001006692A3 true WO2001006692A3 (en) | 2001-06-07 |
Family
ID=26825382
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/008677 WO2000059176A2 (en) | 1999-03-31 | 2000-03-31 | Apparatus for ethernet phy/mac communication |
PCT/US2000/008637 WO2001006692A2 (en) | 1999-03-31 | 2000-03-31 | Integrated ethernet switch |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/008677 WO2000059176A2 (en) | 1999-03-31 | 2000-03-31 | Apparatus for ethernet phy/mac communication |
Country Status (6)
Country | Link |
---|---|
US (1) | US7899052B1 (en) |
EP (2) | EP1166506B1 (en) |
AT (2) | ATE313188T1 (en) |
AU (2) | AU4187100A (en) |
DE (2) | DE60027712T2 (en) |
WO (2) | WO2000059176A2 (en) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2374496A (en) * | 2000-12-28 | 2002-10-16 | D T E Ltd | Control device for a collision-sensing communication network |
US7203174B2 (en) | 2002-03-21 | 2007-04-10 | Broadcom Corporation | Auto detection of SGMII and GBIC modes |
US7283481B2 (en) | 2002-03-21 | 2007-10-16 | Broadcom Corporation | Auto detection of copper and fiber mode |
EP1357709B1 (en) * | 2002-03-21 | 2007-01-17 | Broadcom Corporation | A physical layer device having a serdes pass through mode |
US7787387B2 (en) | 2002-03-21 | 2010-08-31 | Broadcom Corporation | Auto-selection of SGMII or SerDes pass-through modes |
US7334068B2 (en) | 2002-07-26 | 2008-02-19 | Broadcom Corporation | Physical layer device having a SERDES pass through mode |
US7362797B2 (en) | 2002-03-21 | 2008-04-22 | Broadcom Corporation | Physical layer device having an analog SERDES pass through mode |
JP4020815B2 (en) * | 2003-03-28 | 2007-12-12 | 三菱電機株式会社 | Communication module |
DE102005003016B4 (en) | 2005-01-21 | 2006-10-26 | Infineon Technologies Ag | Methods and apparatus for data transmission |
US8379647B1 (en) * | 2007-10-23 | 2013-02-19 | Juniper Networks, Inc. | Sequencing packets from multiple threads |
US20090323585A1 (en) * | 2008-05-27 | 2009-12-31 | Fujitsu Limited | Concurrent Processing of Multiple Bursts |
US20100138575A1 (en) | 2008-12-01 | 2010-06-03 | Micron Technology, Inc. | Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices |
US20100174887A1 (en) | 2009-01-07 | 2010-07-08 | Micron Technology Inc. | Buses for Pattern-Recognition Processors |
US9323994B2 (en) | 2009-12-15 | 2016-04-26 | Micron Technology, Inc. | Multi-level hierarchical routing matrices for pattern-recognition processors |
US9917779B2 (en) * | 2011-08-23 | 2018-03-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Alleviating congestion in a cable modem |
US8680888B2 (en) * | 2011-12-15 | 2014-03-25 | Micron Technologies, Inc. | Methods and systems for routing in a state machine |
US20130275709A1 (en) | 2012-04-12 | 2013-10-17 | Micron Technology, Inc. | Methods for reading data from a storage buffer including delaying activation of a column select |
US9524248B2 (en) | 2012-07-18 | 2016-12-20 | Micron Technology, Inc. | Memory management for a hierarchical memory system |
US9448965B2 (en) | 2013-03-15 | 2016-09-20 | Micron Technology, Inc. | Receiving data streams in parallel and providing a first portion of data to a first state machine engine and a second portion to a second state machine |
US9703574B2 (en) | 2013-03-15 | 2017-07-11 | Micron Technology, Inc. | Overflow detection and correction in state machine engines |
US10430210B2 (en) | 2014-12-30 | 2019-10-01 | Micron Technology, Inc. | Systems and devices for accessing a state machine |
WO2016109571A1 (en) | 2014-12-30 | 2016-07-07 | Micron Technology, Inc | Devices for time division multiplexing of state machine engine signals |
US11366675B2 (en) | 2014-12-30 | 2022-06-21 | Micron Technology, Inc. | Systems and devices for accessing a state machine |
US10691964B2 (en) | 2015-10-06 | 2020-06-23 | Micron Technology, Inc. | Methods and systems for event reporting |
US10977309B2 (en) | 2015-10-06 | 2021-04-13 | Micron Technology, Inc. | Methods and systems for creating networks |
US10846103B2 (en) | 2015-10-06 | 2020-11-24 | Micron Technology, Inc. | Methods and systems for representing processing resources |
CN105281999B (en) * | 2015-11-18 | 2018-11-30 | 中工科安科技有限公司 | A kind of bus-type driver port and its control method |
CN105245422B (en) * | 2015-11-18 | 2018-11-23 | 中工科安科技有限公司 | A kind of data link layer circuitry and its method for interchanging data of industry real-time ethernet |
US10146555B2 (en) | 2016-07-21 | 2018-12-04 | Micron Technology, Inc. | Adaptive routing to avoid non-repairable memory and logic defects on automata processor |
US10019311B2 (en) | 2016-09-29 | 2018-07-10 | Micron Technology, Inc. | Validation of a symbol response memory |
US10268602B2 (en) | 2016-09-29 | 2019-04-23 | Micron Technology, Inc. | System and method for individual addressing |
US10929764B2 (en) | 2016-10-20 | 2021-02-23 | Micron Technology, Inc. | Boolean satisfiability |
US10592450B2 (en) | 2016-10-20 | 2020-03-17 | Micron Technology, Inc. | Custom compute cores in integrated circuit devices |
DE102018206780A1 (en) * | 2018-05-02 | 2019-11-07 | Volkswagen Aktiengesellschaft | Method and computer program for transmitting a data packet, method and computer program for receiving a data packet, communication unit and motor vehicle with communication unit |
KR102516584B1 (en) | 2018-11-21 | 2023-04-03 | 에스케이하이닉스 주식회사 | Memory system |
US11487473B2 (en) | 2018-07-23 | 2022-11-01 | SK Hynix Inc. | Memory system |
US10915470B2 (en) | 2018-07-23 | 2021-02-09 | SK Hynix Inc. | Memory system |
US11288012B2 (en) | 2018-07-23 | 2022-03-29 | SK Hynix Inc. | Memory system |
KR102513919B1 (en) | 2018-11-05 | 2023-03-27 | 에스케이하이닉스 주식회사 | Memory system |
CN113377689B (en) * | 2021-08-12 | 2021-11-05 | 新华三技术有限公司 | Routing table item searching and storing method and network chip |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0505695A2 (en) * | 1991-03-29 | 1992-09-30 | International Business Machines Corporation | All-node switch - an unclocked, unbuffered, asynchronous, switching apparatus |
EP0869643A2 (en) * | 1997-03-31 | 1998-10-07 | Hewlett-Packard Company | Electronic communications network |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5860136A (en) * | 1989-06-16 | 1999-01-12 | Fenner; Peter R. | Method and apparatus for use of associated memory with large key spaces |
US5313582A (en) * | 1991-04-30 | 1994-05-17 | Standard Microsystems Corporation | Method and apparatus for buffering data within stations of a communication network |
US5293486A (en) * | 1991-06-28 | 1994-03-08 | Digital Equipment Corporation | Deterministic method for allocation of a shared resource |
US5386413A (en) * | 1993-03-19 | 1995-01-31 | Bell Communications Research, Inc. | Fast multilevel hierarchical routing table lookup using content addressable memory |
GB9326476D0 (en) * | 1993-12-24 | 1994-02-23 | Newbridge Networks Corp | Network |
JPH10507023A (en) * | 1994-10-06 | 1998-07-07 | ヴァーク・インコーポレイテッド | Shared memory system |
US6427185B1 (en) * | 1995-09-29 | 2002-07-30 | Nortel Networks Limited | Method and apparatus for managing the flow of data within a switching device |
US5809026A (en) * | 1996-08-29 | 1998-09-15 | Cypress Semiconductor Corporation | Multi-port network interface |
US5930359A (en) * | 1996-09-23 | 1999-07-27 | Motorola, Inc. | Cascadable content addressable memory and system |
JP3607017B2 (en) * | 1996-10-31 | 2005-01-05 | 富士通株式会社 | Feedback control device and cell scheduling device in cell switch |
US6088793A (en) * | 1996-12-30 | 2000-07-11 | Intel Corporation | Method and apparatus for branch execution on a multiple-instruction-set-architecture microprocessor |
US5978379A (en) * | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
US5916309A (en) * | 1997-05-12 | 1999-06-29 | Lexmark International Inc. | System for dynamically determining the size and number of communication buffers based on communication parameters at the beginning of the reception of message |
US6081522A (en) * | 1997-06-30 | 2000-06-27 | Sun Microsystems, Inc. | System and method for a multi-layer network element |
US6021132A (en) * | 1997-06-30 | 2000-02-01 | Sun Microsystems, Inc. | Shared memory management in a switched network element |
US6044087A (en) | 1997-06-30 | 2000-03-28 | Sun Microsystems, Inc. | Interface for a highly integrated ethernet network element |
US5938736A (en) * | 1997-06-30 | 1999-08-17 | Sun Microsystems, Inc. | Search engine architecture for a high performance multi-layer switch element |
US6504851B1 (en) | 1997-11-21 | 2003-01-07 | International Business Machines Corporation | Dynamic detection of LAN network protocol |
US6272551B1 (en) | 1998-04-08 | 2001-08-07 | Intel Corporation | Network adapter for transmitting network packets between a host device and a power line network |
US6151644A (en) * | 1998-04-17 | 2000-11-21 | I-Cube, Inc. | Dynamically configurable buffer for a computer network |
US6067300A (en) * | 1998-06-11 | 2000-05-23 | Cabletron Systems, Inc. | Method and apparatus for optimizing the transfer of data packets between local area networks |
US6516352B1 (en) | 1998-08-17 | 2003-02-04 | Intel Corporation | Network interface system and method for dynamically switching between different physical layer devices |
US6425021B1 (en) * | 1998-11-16 | 2002-07-23 | Lsi Logic Corporation | System for transferring data packets of different context utilizing single interface and concurrently processing data packets of different contexts |
US6279097B1 (en) * | 1998-11-20 | 2001-08-21 | Allied Telesyn International Corporation | Method and apparatus for adaptive address lookup table generator for networking application |
US6529519B1 (en) * | 1998-12-22 | 2003-03-04 | Koninklijke Philips Electronics N.V. | Prioritized-buffer management for fixed sized packets in multimedia application |
-
2000
- 2000-01-27 US US09/492,265 patent/US7899052B1/en not_active Expired - Fee Related
- 2000-03-31 WO PCT/US2000/008677 patent/WO2000059176A2/en active IP Right Grant
- 2000-03-31 DE DE60027712T patent/DE60027712T2/en not_active Expired - Lifetime
- 2000-03-31 AU AU41871/00A patent/AU4187100A/en not_active Abandoned
- 2000-03-31 AT AT00921573T patent/ATE313188T1/en not_active IP Right Cessation
- 2000-03-31 AT AT00921565T patent/ATE325485T1/en not_active IP Right Cessation
- 2000-03-31 EP EP00921573A patent/EP1166506B1/en not_active Expired - Lifetime
- 2000-03-31 WO PCT/US2000/008637 patent/WO2001006692A2/en active IP Right Grant
- 2000-03-31 DE DE60024794T patent/DE60024794T2/en not_active Expired - Lifetime
- 2000-03-31 EP EP00921565A patent/EP1166505B1/en not_active Expired - Lifetime
- 2000-05-31 AU AU41864/00A patent/AU4186400A/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0505695A2 (en) * | 1991-03-29 | 1992-09-30 | International Business Machines Corporation | All-node switch - an unclocked, unbuffered, asynchronous, switching apparatus |
EP0869643A2 (en) * | 1997-03-31 | 1998-10-07 | Hewlett-Packard Company | Electronic communications network |
Non-Patent Citations (4)
Title |
---|
FONTAINE J A: "CONTROLLER AND MICRO TEAM UP FOR SMART ETHERNET MODE", COMPUTER DESIGN,US,PENNWELL PUBL. LITTLETON, MASSACHUSETTS, vol. 23, no. 2, February 1984 (1984-02-01), pages 215 - 216,218,220-223, XP000811014, ISSN: 0010-4566 * |
GALLES M: "SPIDER: A HIGH-SPEED NETWORK INTERCONNECT", IEEE MICRO,US,IEEE INC. NEW YORK, vol. 17, no. 1, 1997, pages 34 - 39, XP000642694, ISSN: 0272-1732 * |
GOLDBERG L: "24-PORT SWITCH-ON-A-CHIP SLASHES THE COST OF FAST ETHERNET", ELECTRONIC DESIGN,US,PENTON PUBLISHING, CLEVELAND, OH, vol. 45, no. 14, 7 July 1997 (1997-07-07), pages 31 - 32,34-35, XP000732577, ISSN: 0013-4872 * |
H.W. JOHNSON: "Fast Ethernet. Dawn of a new network", PRENTICE HALL PTR, USA, XP002148538 * |
Also Published As
Publication number | Publication date |
---|---|
WO2000059176A3 (en) | 2001-01-04 |
EP1166505A2 (en) | 2002-01-02 |
WO2000059176A2 (en) | 2000-10-05 |
EP1166506A2 (en) | 2002-01-02 |
EP1166506B1 (en) | 2005-12-14 |
EP1166505B1 (en) | 2006-05-03 |
WO2001006692A2 (en) | 2001-01-25 |
US7899052B1 (en) | 2011-03-01 |
ATE325485T1 (en) | 2006-06-15 |
ATE313188T1 (en) | 2005-12-15 |
DE60024794T2 (en) | 2006-09-14 |
AU4187100A (en) | 2000-10-16 |
DE60027712D1 (en) | 2006-06-08 |
DE60024794D1 (en) | 2006-01-19 |
DE60027712T2 (en) | 2007-05-03 |
AU4186400A (en) | 2001-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001006692A3 (en) | Integrated ethernet switch | |
US7646790B2 (en) | Communications processor | |
CN101325551B (en) | Method and device for processing message | |
WO1998032065A3 (en) | Improved network security device | |
CA2225321A1 (en) | Method of transferring internet protocol packets by the use of fast atm cell transport and network for performing the method | |
US7099315B2 (en) | Method and apparatus for enabling L3 switching by a network switch in a stacking environment | |
CA2157193A1 (en) | System for reverse address resolution for remote network device independent of its physical address | |
CA2285334A1 (en) | Communications module based repeater | |
EP1162793A3 (en) | Gigabit switch with multicast handling | |
WO2001040960A8 (en) | Fifo-based network interface supporting out-of-order processing | |
JP2005502225A (en) | Gigabit Ethernet adapter | |
EP0967753A3 (en) | Communication control unit and communication control method applied for multicast-supporting LAN | |
PT2254311E (en) | Maintaining address translations for data communications | |
US20080310432A1 (en) | Autonegotiation over an interface for which no autonegotiation standard exists | |
WO2002099606A3 (en) | Local protocol server | |
WO2004034627A3 (en) | System and method for buffer management in a packet-based network | |
WO2001017193A3 (en) | Transparent data processing device | |
EP1482711A3 (en) | Virtual networking system and method in a processing system | |
US7009933B2 (en) | Traffic policing of packet transfer in a dual speed hub | |
WO2002059757A1 (en) | Communications processor | |
CA2389124A1 (en) | Mpoa system and its shortcut communication control method, and shortcut communication control program | |
WO2001080493A3 (en) | Method and device for layer 3 address learning | |
Bojan et al. | An energy efficient ONU implementation | |
EP1244253A4 (en) | Communication device | |
CA2274393A1 (en) | Communication scheme using check packets for guaranteeing data packet order in communication media exchange during communication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000921565 Country of ref document: EP |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWP | Wipo information: published in national office |
Ref document number: 2000921565 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2000921565 Country of ref document: EP |