WO2001011785A3 - Kaskadierter sigma-delta-modulator - Google Patents

Kaskadierter sigma-delta-modulator Download PDF

Info

Publication number
WO2001011785A3
WO2001011785A3 PCT/DE2000/002604 DE0002604W WO0111785A3 WO 2001011785 A3 WO2001011785 A3 WO 2001011785A3 DE 0002604 W DE0002604 W DE 0002604W WO 0111785 A3 WO0111785 A3 WO 0111785A3
Authority
WO
WIPO (PCT)
Prior art keywords
sigma
delta modulator
cascade
delta
routed
Prior art date
Application number
PCT/DE2000/002604
Other languages
English (en)
French (fr)
Other versions
WO2001011785A2 (de
Inventor
Bjoern Jelonnek
Original Assignee
Siemens Ag
Bjoern Jelonnek
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag, Bjoern Jelonnek filed Critical Siemens Ag
Priority to JP2001515542A priority Critical patent/JP2004500745A/ja
Priority to US09/806,927 priority patent/US6518904B1/en
Publication of WO2001011785A2 publication Critical patent/WO2001011785A2/de
Publication of WO2001011785A3 publication Critical patent/WO2001011785A3/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002—Conversion to or from differential modulation
    • H03M7/3004—Digital delta-sigma modulation
    • H03M7/3015—Structural details of digital delta-sigma modulators
    • H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M7/3022—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type

Abstract

Einem kaskadierten Sigma-Delta-Modulator, insbesondere zur Wandlung zeitdiskreter Abtastwerte bzw. Samples in entsprechende Analogsignale in digitalen Funkkommunikations-Empfangseinrichtungen, wobei jeweils das Fehlersignal eines Sigma-Delta-Modulators der Kaskade einem nächsten Sigma-Delta-Modulator dieser Kaskade zugeführt wird, wird außerdem dem Entscheider des i.-ten Sigma-Delta-Modulators der Kaskade das Ausgangssignal yi-1(k) der vorherigen i-1 Sigma-Delta-Modulatoren zugeführt.
PCT/DE2000/002604 1999-08-06 2000-08-03 Kaskadierter sigma-delta-modulator WO2001011785A2 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2001515542A JP2004500745A (ja) 1999-08-06 2000-08-03 カスケード・シグマデルタ変調器
US09/806,927 US6518904B1 (en) 1999-08-06 2000-08-03 Cascade sigma-delta modulator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19937246.2 1999-08-06
DE19937246A DE19937246B4 (de) 1999-08-06 1999-08-06 Kaskadierter Sigma-Delta-Modulator

Publications (2)

Publication Number Publication Date
WO2001011785A2 WO2001011785A2 (de) 2001-02-15
WO2001011785A3 true WO2001011785A3 (de) 2001-09-27

Family

ID=7917507

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2000/002604 WO2001011785A2 (de) 1999-08-06 2000-08-03 Kaskadierter sigma-delta-modulator

Country Status (5)

Country Link
US (1) US6518904B1 (de)
JP (1) JP2004500745A (de)
CN (1) CN1135706C (de)
DE (1) DE19937246B4 (de)
WO (1) WO2001011785A2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1333583A1 (de) 2001-12-19 2003-08-06 Siemens Aktiengesellschaft Breitbandiger Sigma-Delta-Modulator
EP1335494A1 (de) 2001-12-19 2003-08-13 Siemens Aktiengesellschaft Sigma-Delta-Wandler mit Rauschunterdrückung
DE10162565A1 (de) * 2001-12-19 2003-07-17 Siemens Ag Breitbandiger Sigma-Delta-Modulator
US6842128B2 (en) * 2003-02-28 2005-01-11 Texas Instruments Incorporated Higher order sigma-delta analog-to-digital converter based on finite impulse response filter
US7561635B2 (en) * 2003-08-05 2009-07-14 Stmicroelectronics Nv Variable coder apparatus for resonant power conversion and method
GB2440192B (en) * 2006-07-17 2011-05-04 Ubidyne Inc Antenna array system
US7460046B2 (en) * 2006-12-22 2008-12-02 Infineon Technologies Ag Sigma-delta modulators
CN102340314A (zh) * 2010-07-28 2012-02-01 中兴通讯股份有限公司 一种∑-δ调制器
US20120128040A1 (en) 2010-11-23 2012-05-24 Peter Kenington Module for an Active Antenna System
US9231614B2 (en) * 2014-04-07 2016-01-05 Analog Devices, Inc. Cancellation of feedback digital-to-analog converter errors in multi-stage delta-sigma analog-to-digital converters
JP5997803B2 (ja) * 2015-05-22 2016-09-28 株式会社日立製作所 無線送信機、無線受信機、無線通信システム、昇降機制御システムおよび変電設備制御システム
US9385746B1 (en) * 2015-07-28 2016-07-05 Avago Technologies General Ip (Singapore) Pte. Ltd. Dynamic offset cancellation in sigma-delta converter
US9742426B2 (en) * 2015-12-15 2017-08-22 Analog Devices, Inc. Signal transfer function equalization in multi-stage delta-sigma analog-to-digital converters
US9838031B2 (en) 2015-12-16 2017-12-05 Analog Devices Global Dither injection for continuous-time MASH ADCS
US9768793B2 (en) * 2015-12-17 2017-09-19 Analog Devices Global Adaptive digital quantization noise cancellation filters for mash ADCs
US9503120B1 (en) 2016-02-29 2016-11-22 Analog Devices Global Signal dependent subtractive dithering

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648779A (en) * 1994-12-09 1997-07-15 Advanced Micro Devices, Inc. Sigma-delta modulator having reduced delay from input to output

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100219021B1 (ko) * 1990-04-06 1999-09-01 제이 엘. 차스킨, 버나드 스나이더, 아더엠. 킹 성분 감도가 낮은 오버샘플된 3차 시그마 델타 아날로그-디지탈 변환기 네트워크
NL9001441A (nl) * 1990-06-22 1992-01-16 Philips Nv Sigma-delta modulator.
US5225787A (en) * 1991-05-10 1993-07-06 U.S. Philips Corporation Sampling frequency converter including a sigma-delta modulator
US5144308A (en) * 1991-05-21 1992-09-01 At&T Bell Laboratories Idle channel tone and periodic noise suppression for sigma-delta modulators using high-level dither
US5392040A (en) * 1992-02-24 1995-02-21 Sanyo Electric Co., Ltd. Bit compression circuit used for a delta sigma type digital-to-analog converter
DE4208232A1 (de) * 1992-03-14 1993-09-16 Siegbert Prof Dr Ing Hentschke Kompensierender digital-analog-wandler mit aufloesungserhoehender rauschfilterung
JPH05284033A (ja) * 1992-03-31 1993-10-29 Yokogawa Electric Corp Σδ変調器
US5274375A (en) * 1992-04-17 1993-12-28 Crystal Semiconductor Corporation Delta-sigma modulator for an analog-to-digital converter with low thermal noise performance
US5414424A (en) * 1993-08-26 1995-05-09 Advanced Micro Devices, Inc. Fourth-order cascaded sigma-delta modulator
JP3367800B2 (ja) * 1994-09-30 2003-01-20 株式会社東芝 選択装置およびこれを用いたａ／ｄ変換器並びにｄ／ａ変換器
US5760722A (en) * 1995-01-31 1998-06-02 The United States Of America As Represented By The Secretary Of The Navy Distributed quantization noise transmission zeros in cascaded sigma-delta modulators
KR100189525B1 (ko) * 1995-08-08 1999-06-01 윤종용 시그마 델타 변조방식의 디지탈/아나로그 변환장치
DE19722434C1 (de) * 1997-05-28 1998-10-01 Siemens Ag Vorrichtung zur Digital-Analog-Wandlung mit hoher Linearität
JP4209035B2 (ja) * 1999-05-28 2009-01-14 株式会社ルネサステクノロジ Δςモジュレータ、ｄａコンバータ、および、ａｄコンバータ

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648779A (en) * 1994-12-09 1997-07-15 Advanced Micro Devices, Inc. Sigma-delta modulator having reduced delay from input to output

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
DUNN C ET AL: "EFFICIENT LINEARISATION OF SIGMA-DELTA MODULATORS USING SINGLE-BIT DITHER", ELECTRONICS LETTERS,GB,IEE STEVENAGE, vol. 31, no. 12, 8 June 1995 (1995-06-08), pages 941 - 942, XP000528826, ISSN: 0013-5194 *
FISCHER G ET AL: "ALTERNATIVE TOPOLOGIES FOR SIGMA-DELTA MODULATORS - A COMPARATIVE STUDY", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING,US,IEEE INC. NEW YORK, vol. 44, no. 10, 1 October 1997 (1997-10-01), pages 789 - 797, XP000738779, ISSN: 1057-7130 *

Also Published As

Publication number Publication date
US6518904B1 (en) 2003-02-11
CN1135706C (zh) 2004-01-21
DE19937246A1 (de) 2001-03-22
WO2001011785A2 (de) 2001-02-15
JP2004500745A (ja) 2004-01-08
DE19937246B4 (de) 2005-12-22
CN1338152A (zh) 2002-02-27

Similar Documents

Publication Publication Date Title
WO2001011785A3 (de) Kaskadierter sigma-delta-modulator
EP0748092A3 (de) Modulationsverfahren und Modulation für digitales Signal
WO2001026234A3 (de) Sigma-delta-modulator
CA2337714A1 (en) Receiver system using analog to digital conversion at radio frequency and method
WO2004028000A3 (en) Complex-if digital receiver
WO2002023733A3 (en) Sigma-delta digital-to-analog converter
WO1999008389A3 (en) A digital communication device and a mixer
WO2002071713A3 (en) Compensation of distortion due to channel and to receiver, in a parallel transmission system
CA2237633A1 (en) Digital signal processing for linearization of small input signals to a tri-state power switch
GB9209498D0 (en) Multi-bit dac with dynamic element matching
WO2002023727A3 (en) Method and apparatus for mismatch shaping of an oversampled converter
AU2366100A (en) Circuits, systems and methods for processing data in a one-bit format
BR0006110A (pt) Dispositivo de operação
EP1081863A3 (de) Delta-Sigma Modulator mit Zweistufenquantisierung und Verfahren zur Anwendung von Zweistufenquantisierung in Delta-Sigma Modulation
WO2004095700A3 (en) Reconfigurable baseband filter
WO2001065699A3 (en) Automatic gain control for input to analog to digital converter
WO2003017496A3 (en) Multiplexed analog to digital converter
EP0297503A3 (de) Übertastender A/D-Wandler mit zwei Kapazitätsnetzwerken
WO2001097420A3 (en) Multiplexing digital communication system
WO1999048202A3 (en) Converter with programmable gain control
WO2003044959A3 (en) Low spurious direct digital synthesizer
WO2001011787A3 (de) Sigma-delta-a/d-wandler
WO1999056446A3 (en) Video rate d/a converter with sigma-delta modulator
ATE53726T1 (de) Sigma-delta-modulator.
WO2003052938A3 (de) Sigma-delta-wandler mit rauschunterdrückung

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00802115.5

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

ENP Entry into the national phase

Ref document number: 2001 515542

Country of ref document: JP

Kind code of ref document: A

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 09806927

Country of ref document: US

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP US

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

122 Ep: pct application non-entry in european phase