WO2001016698A3 - Memory reference instructions for micro engine used in multithreaded parallel processor architecture - Google Patents

Memory reference instructions for micro engine used in multithreaded parallel processor architecture Download PDF

Info

Publication number
WO2001016698A3
WO2001016698A3 PCT/US2000/024095 US0024095W WO0116698A3 WO 2001016698 A3 WO2001016698 A3 WO 2001016698A3 US 0024095 W US0024095 W US 0024095W WO 0116698 A3 WO0116698 A3 WO 0116698A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory reference
parallel processor
processor architecture
engine used
micro engine
Prior art date
Application number
PCT/US2000/024095
Other languages
French (fr)
Other versions
WO2001016698A2 (en
Inventor
Gilbert Wolrich
Matthew J Adiletta
William Wheeler
Debra Bernstein
Donald Hooper
Original Assignee
Intel Corp
Gilbert Wolrich
Matthew J Adiletta
William Wheeler
Debra Bernstein
Donald Hooper
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Gilbert Wolrich, Matthew J Adiletta, William Wheeler, Debra Bernstein, Donald Hooper filed Critical Intel Corp
Priority to CA002383540A priority Critical patent/CA2383540A1/en
Priority to EP00961484A priority patent/EP1242867A4/en
Priority to AU73429/00A priority patent/AU7342900A/en
Priority to US09/759,380 priority patent/US6629237B2/en
Publication of WO2001016698A2 publication Critical patent/WO2001016698A2/en
Publication of WO2001016698A3 publication Critical patent/WO2001016698A3/en
Priority to HK03103925A priority patent/HK1051730A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30058—Conditional branch instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/321—Program or instruction counter, e.g. incrementing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Abstract

A computer instruction includes a command instruction to issue a memory reference to an address in a memory shared among threads executing in microengines (22 a-f) while a context of a thread is inactive.
PCT/US2000/024095 1999-09-01 2000-09-01 Memory reference instructions for micro engine used in multithreaded parallel processor architecture WO2001016698A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CA002383540A CA2383540A1 (en) 1999-09-01 2000-09-01 Memory reference instructions for micro engine used in multithreaded parallel processor architecture
EP00961484A EP1242867A4 (en) 1999-09-01 2000-09-01 Memory reference instructions for micro engine used in multithreaded parallel processor architecture
AU73429/00A AU7342900A (en) 1999-09-01 2000-09-01 Memory reference instructions for micro engine used in multithreaded parallel processor architecture
US09/759,380 US6629237B2 (en) 2000-09-01 2001-01-12 Solving parallel problems employing hardware multi-threading in a parallel processing environment
HK03103925A HK1051730A1 (en) 1999-09-01 2003-06-03 Memory reference instructions for micro engine used in multithreaded parallel processor architecture

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15196199P 1999-09-01 1999-09-01
US60/151,961 1999-09-01

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/759,380 Continuation US6629237B2 (en) 2000-09-01 2001-01-12 Solving parallel problems employing hardware multi-threading in a parallel processing environment

Publications (2)

Publication Number Publication Date
WO2001016698A2 WO2001016698A2 (en) 2001-03-08
WO2001016698A3 true WO2001016698A3 (en) 2002-01-17

Family

ID=22540994

Family Applications (8)

Application Number Title Priority Date Filing Date
PCT/US2000/023992 WO2001018646A1 (en) 1999-09-01 2000-08-31 Branch instruction for multithreaded processor
PCT/US2000/024006 WO2001016713A1 (en) 1999-09-01 2000-08-31 Branch instruction for processor
PCT/US2000/024000 WO2001016714A1 (en) 1999-09-01 2000-08-31 Fast write instruction for micro engine used in multithreaded parallel processor architecture
PCT/US2000/023994 WO2001016722A1 (en) 1999-09-01 2000-08-31 Branch instruction for processor
PCT/US2000/023996 WO2001016716A1 (en) 1999-09-01 2000-08-31 Branch instruction for processor architecture
PCT/US2000/023983 WO2001016715A1 (en) 1999-09-01 2000-08-31 Branch instructions in a multithreaded parallel processing system
PCT/US2000/023982 WO2001016758A2 (en) 1999-09-01 2000-08-31 Double shift instruction for micro engine used in multithreaded parallel processor architecture
PCT/US2000/024095 WO2001016698A2 (en) 1999-09-01 2000-09-01 Memory reference instructions for micro engine used in multithreaded parallel processor architecture

Family Applications Before (7)

Application Number Title Priority Date Filing Date
PCT/US2000/023992 WO2001018646A1 (en) 1999-09-01 2000-08-31 Branch instruction for multithreaded processor
PCT/US2000/024006 WO2001016713A1 (en) 1999-09-01 2000-08-31 Branch instruction for processor
PCT/US2000/024000 WO2001016714A1 (en) 1999-09-01 2000-08-31 Fast write instruction for micro engine used in multithreaded parallel processor architecture
PCT/US2000/023994 WO2001016722A1 (en) 1999-09-01 2000-08-31 Branch instruction for processor
PCT/US2000/023996 WO2001016716A1 (en) 1999-09-01 2000-08-31 Branch instruction for processor architecture
PCT/US2000/023983 WO2001016715A1 (en) 1999-09-01 2000-08-31 Branch instructions in a multithreaded parallel processing system
PCT/US2000/023982 WO2001016758A2 (en) 1999-09-01 2000-08-31 Double shift instruction for micro engine used in multithreaded parallel processor architecture

Country Status (10)

Country Link
US (1) US7421572B1 (en)
EP (7) EP1236094B1 (en)
CN (7) CN100474236C (en)
AT (2) ATE396449T1 (en)
AU (11) AU7340700A (en)
CA (7) CA2383528C (en)
DE (2) DE60044752D1 (en)
HK (8) HK1046049A1 (en)
TW (11) TW559729B (en)
WO (8) WO2001018646A1 (en)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001016702A1 (en) 1999-09-01 2001-03-08 Intel Corporation Register set used in multithreaded parallel processor architecture
US7681018B2 (en) 2000-08-31 2010-03-16 Intel Corporation Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
US7292586B2 (en) * 2001-03-30 2007-11-06 Nokia Inc. Micro-programmable protocol packet parser and encapsulator
US6785793B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
EP1436724A4 (en) * 2001-09-28 2007-10-03 Consentry Networks Inc Multi-threaded packet processing engine for stateful packet pro cessing
US7069442B2 (en) * 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
US7437724B2 (en) * 2002-04-03 2008-10-14 Intel Corporation Registers for data transfers
GB2409062C (en) 2003-12-09 2007-12-11 Advanced Risc Mach Ltd Aliasing data processing registers
US7027062B2 (en) * 2004-02-27 2006-04-11 Nvidia Corporation Register based queuing for texture requests
GB0420442D0 (en) * 2004-09-14 2004-10-20 Ignios Ltd Debug in a multicore architecture
US9038070B2 (en) 2004-09-14 2015-05-19 Synopsys, Inc. Debug in a multicore architecture
SE0403128D0 (en) * 2004-12-22 2004-12-22 Xelerated Ab A method for a processor, and a processor
US8028295B2 (en) * 2005-09-30 2011-09-27 Intel Corporation Apparatus, system, and method for persistent user-level thread
US7882284B2 (en) * 2007-03-26 2011-02-01 Analog Devices, Inc. Compute unit with an internal bit FIFO circuit
US7991967B2 (en) * 2007-06-29 2011-08-02 Microsoft Corporation Using type stability to facilitate contention management
US9384003B2 (en) * 2007-10-23 2016-07-05 Texas Instruments Incorporated Determining whether a branch instruction is predicted based on a capture range of a second instruction
US9207968B2 (en) * 2009-11-03 2015-12-08 Mediatek Inc. Computing system using single operating system to provide normal security services and high security services, and methods thereof
CN101950277B (en) * 2010-09-13 2012-04-25 青岛海信信芯科技有限公司 Data transmission method and device for micro control unit and data transmission system
GB2486737B (en) * 2010-12-24 2018-09-19 Qualcomm Technologies Int Ltd Instruction execution
US8880851B2 (en) * 2011-04-07 2014-11-04 Via Technologies, Inc. Microprocessor that performs X86 ISA and arm ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US8645618B2 (en) * 2011-07-14 2014-02-04 Lsi Corporation Flexible flash commands
WO2013101232A1 (en) 2011-12-30 2013-07-04 Intel Corporation Packed rotate processors, methods, systems, and instructions
CN102833336A (en) * 2012-08-31 2012-12-19 河海大学 Data sub-packet processing method in separate distributed information acquisition and concurrent processing system
US10140129B2 (en) * 2012-12-28 2018-11-27 Intel Corporation Processing core having shared front end unit
CN103186438A (en) * 2013-04-02 2013-07-03 浪潮电子信息产业股份有限公司 Method of improving disk array data reconstruction efficiency
CN103226328B (en) * 2013-04-21 2015-06-24 中国矿业大学(北京) Synchronous control method of multithreading data acquisition system in acquisition times control mode
US20150127927A1 (en) * 2013-11-01 2015-05-07 Qualcomm Incorporated Efficient hardware dispatching of concurrent functions in multicore processors, and related processor systems, methods, and computer-readable media
KR102254099B1 (en) 2014-05-19 2021-05-20 삼성전자주식회사 Method for processing memory swapping operation, and host device, storage device and data processing system adopting the same
CN103984235B (en) * 2014-05-27 2016-05-11 湖南大学 Space manipulator Control System Software framework and construction method based on C/S structure
US20160381050A1 (en) 2015-06-26 2016-12-29 Intel Corporation Processors, methods, systems, and instructions to protect shadow stacks
US10394556B2 (en) * 2015-12-20 2019-08-27 Intel Corporation Hardware apparatuses and methods to switch shadow stack pointers
US10430580B2 (en) 2016-02-04 2019-10-01 Intel Corporation Processor extensions to protect stacks during ring transitions
US10838656B2 (en) 2016-12-20 2020-11-17 Mediatek Inc. Parallel memory access to on-chip memory containing regions of different addressing schemes by threads executed on parallel processing units
US10387037B2 (en) * 2016-12-31 2019-08-20 Intel Corporation Microarchitecture enabling enhanced parallelism for sparse linear algebra operations having write-to-read dependencies
EP4089531A1 (en) 2016-12-31 2022-11-16 Intel Corporation Systems, methods, and apparatuses for heterogeneous computing
CN107329812B (en) * 2017-06-09 2018-07-06 腾讯科技（深圳）有限公司 A kind of method and apparatus for running association's journey
CN112463327B (en) * 2020-11-25 2023-01-31 海光信息技术股份有限公司 Method and device for quickly switching logic threads, CPU chip and server
TWI769080B (en) * 2021-09-17 2022-06-21 瑞昱半導體股份有限公司 Control module and control method thereof for synchronous dynamic random access memory
US20230205869A1 (en) * 2021-12-23 2023-06-29 Intel Corporation Efficient exception handling in trusted execution environments

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5996068A (en) * 1997-03-26 1999-11-30 Lucent Technologies Inc. Method and apparatus for renaming registers corresponding to multiple thread identifications
US6002881A (en) * 1997-06-10 1999-12-14 Arm Limited Coprocessor data access control
US6058465A (en) * 1996-08-19 2000-05-02 Nguyen; Le Trong Single-instruction-multiple-data processing in a multimedia signal processor

Family Cites Families (137)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3373408A (en) 1965-04-16 1968-03-12 Rca Corp Computer capable of switching between programs without storage and retrieval of the contents of operation registers
US3478322A (en) 1967-05-23 1969-11-11 Ibm Data processor employing electronically changeable control storage
US3577189A (en) * 1969-01-15 1971-05-04 Ibm Apparatus and method in a digital computer for allowing improved program branching with branch anticipation reduction of the number of branches, and reduction of branch delays
BE795789A (en) 1972-03-08 1973-06-18 Burroughs Corp MICROPROGRAM CONTAINING A MICRO-RECOVERY INSTRUCTION
US3881173A (en) 1973-05-14 1975-04-29 Amdahl Corp Condition code determination and data processing
IT986411B (en) 1973-06-05 1975-01-30 Olivetti E C Spa SYSTEM TO TRANSFER THE CONTROL OF PROCESSING FROM A FIRST PRIORITY LEVEL TO A SECOND PRIORITY LEVEL
FR2253415A5 (en) 1973-12-04 1975-06-27 Cii
US3913074A (en) * 1973-12-18 1975-10-14 Honeywell Inf Systems Search processing apparatus
US4130890A (en) 1977-06-08 1978-12-19 Itt Industries, Inc. Integrated DDC memory with bitwise erase
US4392758A (en) 1978-05-22 1983-07-12 International Business Machines Corporation Underscore erase
JPS56164464A (en) 1980-05-21 1981-12-17 Tatsuo Nogi Parallel processing computer
US4400770A (en) 1980-11-10 1983-08-23 International Business Machines Corporation Cache synonym detection and handling means
CA1179069A (en) 1981-04-10 1984-12-04 Yasushi Fukunaga Data transmission apparatus for a multiprocessor system
US4471426A (en) * 1981-07-02 1984-09-11 Texas Instruments Incorporated Microcomputer which fetches two sets of microcode bits at one time
US4454595A (en) 1981-12-23 1984-06-12 Pitney Bowes Inc. Buffer for use with a fixed disk controller
US4477872A (en) 1982-01-15 1984-10-16 International Business Machines Corporation Decode history table for conditional branch instructions
US4569016A (en) 1983-06-30 1986-02-04 International Business Machines Corporation Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system
JPS6014338A (en) * 1983-06-30 1985-01-24 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Branch mechanism for computer system
US4606025A (en) 1983-09-28 1986-08-12 International Business Machines Corp. Automatically testing a plurality of memory arrays on selected memory array testers
US4808988A (en) 1984-04-13 1989-02-28 Megatek Corporation Digital vector generator for a graphic display system
US4868735A (en) 1984-05-08 1989-09-19 Advanced Micro Devices, Inc. Interruptible structured microprogrammed sixteen-bit address sequence controller
US4742451A (en) 1984-05-21 1988-05-03 Digital Equipment Corporation Instruction prefetch system for conditional branch instruction for central processor unit
US5187800A (en) 1985-01-04 1993-02-16 Sun Microsystems, Inc. Asynchronous pipelined data processing system
US5045995A (en) 1985-06-24 1991-09-03 Vicom Systems, Inc. Selective operation of processing elements in a single instruction multiple data stream (SIMD) computer system
US4755966A (en) 1985-06-28 1988-07-05 Hewlett-Packard Company Bidirectional branch prediction and optimization
US4754398A (en) * 1985-06-28 1988-06-28 Cray Research, Inc. System for multiprocessor communication using local and common semaphore and information registers
US4777587A (en) * 1985-08-30 1988-10-11 Advanced Micro Devices, Inc. System for processing single-cycle branch instruction in a pipeline having relative, absolute, indirect and trap addresses
US5021945A (en) * 1985-10-31 1991-06-04 Mcc Development, Ltd. Parallel processor system for processing natural concurrencies and method therefor
US4847755A (en) 1985-10-31 1989-07-11 Mcc Development, Ltd. Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies
US4745544A (en) 1985-12-12 1988-05-17 Texas Instruments Incorporated Master/slave sequencing processor with forced I/O
US4724521A (en) * 1986-01-14 1988-02-09 Veri-Fone, Inc. Method for operating a local terminal to execute a downloaded application program
US5297260A (en) 1986-03-12 1994-03-22 Hitachi, Ltd. Processor having a plurality of CPUS with one CPU being normally connected to common bus
US5170484A (en) 1986-09-18 1992-12-08 Digital Equipment Corporation Massively parallel array processing system
US4992934A (en) 1986-12-15 1991-02-12 United Technologies Corporation Reduced instruction set computing apparatus and methods
US5073864A (en) 1987-02-10 1991-12-17 Davin Computer Corporation Parallel string processor and method for a minicomputer
US5142683A (en) 1987-03-09 1992-08-25 Unisys Corporation Intercomputer communication control apparatus and method
US4866664A (en) 1987-03-09 1989-09-12 Unisys Corporation Intercomputer communication control apparatus & method
US4816913A (en) 1987-11-16 1989-03-28 Technology, Inc., 64 Pixel interpolation circuitry as for a video signal processor
US5189636A (en) 1987-11-16 1993-02-23 Intel Corporation Dual mode combining circuitry
US5055999A (en) * 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
US5220669A (en) * 1988-02-10 1993-06-15 International Business Machines Corporation Linkage mechanism for program isolation
DE68913629T2 (en) 1988-03-14 1994-06-16 Unisys Corp BLOCK LOCKING PROCESSOR FOR MULTIPLE PROCESSING DATA SYSTEM.
US5056015A (en) 1988-03-23 1991-10-08 Du Pont Pixel Systems Limited Architectures for serial or parallel loading of writable control store
US5165025A (en) 1988-10-06 1992-11-17 Lass Stanley E Interlacing the paths after a conditional branch like instruction
US5202972A (en) 1988-12-29 1993-04-13 International Business Machines Corporation Store buffer apparatus in a multiprocessor system
US5155854A (en) 1989-02-03 1992-10-13 Digital Equipment Corporation System for arbitrating communication requests using multi-pass control unit based on availability of system resources
US5155831A (en) 1989-04-24 1992-10-13 International Business Machines Corporation Data processing system with fast queue store interposed between store-through caches and a main memory
US5113516A (en) 1989-07-31 1992-05-12 North American Philips Corporation Data repacker having controlled feedback shifters and registers for changing data format
US5168555A (en) 1989-09-06 1992-12-01 Unisys Corporation Initial program load control
US5263169A (en) 1989-11-03 1993-11-16 Zoran Corporation Bus arbitration and resource management for concurrent vector signal processor architecture
DE3942977A1 (en) 1989-12-23 1991-06-27 Standard Elektrik Lorenz Ag METHOD FOR RESTORING THE CORRECT SEQUENCE OF CELLS, ESPECIALLY IN AN ATM SWITCHING CENTER, AND OUTPUT UNIT THEREFOR
US5544337A (en) 1989-12-29 1996-08-06 Cray Research, Inc. Vector processor having registers for control by vector resisters
US5247671A (en) 1990-02-14 1993-09-21 International Business Machines Corporation Scalable schedules for serial communications controller in data processing systems
JPH0799812B2 (en) * 1990-03-26 1995-10-25 株式会社グラフイックス・コミュニケーション・テクノロジーズ Signal coding apparatus, signal decoding apparatus, and signal coding / decoding apparatus
US5390329A (en) 1990-06-11 1995-02-14 Cray Research, Inc. Responding to service requests using minimal system-side context in a multiprocessor environment
JPH0454652A (en) * 1990-06-25 1992-02-21 Nec Corp Microcomputer
US5347648A (en) 1990-06-29 1994-09-13 Digital Equipment Corporation Ensuring write ordering under writeback cache error conditions
CA2045790A1 (en) * 1990-06-29 1991-12-30 Richard Lee Sites Branch prediction in high-performance processor
US5432918A (en) 1990-06-29 1995-07-11 Digital Equipment Corporation Method and apparatus for ordering read and write operations using conflict bits in a write queue
US5404482A (en) 1990-06-29 1995-04-04 Digital Equipment Corporation Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills
DE4129614C2 (en) * 1990-09-07 2002-03-21 Hitachi Ltd System and method for data processing
JP2508907B2 (en) * 1990-09-18 1996-06-19 日本電気株式会社 Control method of delayed branch instruction
EP0553158B1 (en) * 1990-10-19 1994-12-28 Cray Research, Inc. A scalable parallel vector computer system
US5367678A (en) 1990-12-06 1994-11-22 The Regents Of The University Of California Multiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically
US5394530A (en) 1991-03-15 1995-02-28 Nec Corporation Arrangement for predicting a branch target address in the second iteration of a short loop
EP0522513A2 (en) * 1991-07-09 1993-01-13 Hughes Aircraft Company High speed parallel microcode program controller
US5247675A (en) * 1991-08-09 1993-09-21 International Business Machines Corporation Preemptive and non-preemptive scheduling and execution of program threads in a multitasking operating system
US5255239A (en) 1991-08-13 1993-10-19 Cypress Semiconductor Corporation Bidirectional first-in-first-out memory device with transparent and user-testable capabilities
US5623489A (en) 1991-09-26 1997-04-22 Ipc Information Systems, Inc. Channel allocation system for distributed digital switching network
US5392412A (en) 1991-10-03 1995-02-21 Standard Microsystems Corporation Data communication controller for use with a single-port data packet buffer
US5392391A (en) 1991-10-18 1995-02-21 Lsi Logic Corporation High performance graphics applications controller
DE69231957T2 (en) 1991-10-21 2002-04-04 Toshiba Kawasaki Kk High speed processor capable of handling multiple interruptions
US5452437A (en) 1991-11-18 1995-09-19 Motorola, Inc. Methods of debugging multiprocessor system
US5357617A (en) 1991-11-22 1994-10-18 International Business Machines Corporation Method and apparatus for substantially concurrent multiple instruction thread processing by a single pipeline processor
US5442797A (en) 1991-12-04 1995-08-15 Casavant; Thomas L. Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging
JP2823767B2 (en) 1992-02-03 1998-11-11 松下電器産業株式会社 Register file
KR100309566B1 (en) 1992-04-29 2001-12-15 리패치 Method and apparatus for grouping multiple instructions, issuing grouped instructions concurrently, and executing grouped instructions in a pipeline processor
US5459842A (en) 1992-06-26 1995-10-17 International Business Machines Corporation System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory
DE4223600C2 (en) 1992-07-17 1994-10-13 Ibm Multiprocessor computer system and method for transmitting control information and data information between at least two processor units of a computer system
US5274770A (en) 1992-07-29 1993-12-28 Tritech Microelectronics International Pte Ltd. Flexible register-based I/O microcontroller with single cycle instruction execution
US5442756A (en) * 1992-07-31 1995-08-15 Intel Corporation Branch prediction and resolution apparatus for a superscalar computer processor
US5692167A (en) * 1992-07-31 1997-11-25 Intel Corporation Method for verifying the correct processing of pipelined instructions including branch instructions and self-modifying code in a microprocessor
US5463746A (en) 1992-10-30 1995-10-31 International Business Machines Corp. Data processing system having prediction by using an embedded guess bit of remapped and compressed opcodes
US5481683A (en) * 1992-10-30 1996-01-02 International Business Machines Corporation Super scalar computer architecture using remand and recycled general purpose register to manage out-of-order execution of instructions
US5428779A (en) 1992-11-09 1995-06-27 Seiko Epson Corporation System and method for supporting context switching within a multiprocessor system having functional blocks that generate state programs with coded register load instructions
US5450603A (en) 1992-12-18 1995-09-12 Xerox Corporation SIMD architecture with transfer register or value source circuitry connected to bus
KR100313261B1 (en) 1992-12-23 2002-02-28 앙드래베이너,조엘브르리아드 Low Power Multi-task Controller (Name Correction)
US5404464A (en) 1993-02-11 1995-04-04 Ast Research, Inc. Bus control system and method that selectively generate an early address strobe
US5448702A (en) 1993-03-02 1995-09-05 International Business Machines Corporation Adapters with descriptor queue management capability
US5522069A (en) 1993-04-30 1996-05-28 Zenith Data Systems Corporation Symmetric multiprocessing system with unified environment and distributed system functions
WO1994027216A1 (en) 1993-05-14 1994-11-24 Massachusetts Institute Of Technology Multiprocessor coupling system with integrated compile and run time scheduling for parallelism
CA2122182A1 (en) 1993-05-20 1994-11-21 Rene Leblanc Method for rapid prototyping of programming problems
US5363448A (en) * 1993-06-30 1994-11-08 United Technologies Automotive, Inc. Pseudorandom number generation and cryptographic authentication
CA2107299C (en) 1993-09-29 1997-02-25 Mehrad Yasrebi High performance machine for switched communications in a heterogenous data processing network gateway
US5446736A (en) 1993-10-07 1995-08-29 Ast Research, Inc. Method and apparatus for connecting a node to a wireless network using a standard protocol
DE69415126T2 (en) 1993-10-21 1999-07-08 Sun Microsystems Inc Counterflow pipeline processor
EP0650117B1 (en) 1993-10-21 2002-04-10 Sun Microsystems, Inc. Counterflow pipeline
TW261676B (en) * 1993-11-02 1995-11-01 Motorola Inc
US5450351A (en) 1993-11-19 1995-09-12 International Business Machines Corporation Content addressable memory implementation with random access memory
US6079014A (en) * 1993-12-02 2000-06-20 Intel Corporation Processor that redirects an instruction fetch pipeline immediately upon detection of a mispredicted branch while committing prior instructions to an architectural state
US5487159A (en) 1993-12-23 1996-01-23 Unisys Corporation System for processing shift, mask, and merge operations in one instruction
EP0661625B1 (en) * 1994-01-03 1999-09-08 Intel Corporation Method and apparatus for implementing a four stage branch resolution system in a computer processor
US5490204A (en) 1994-03-01 1996-02-06 Safco Corporation Automated quality assessment system for cellular networks
US5659722A (en) * 1994-04-28 1997-08-19 International Business Machines Corporation Multiple condition code branching system in a multi-processor environment
US5542088A (en) 1994-04-29 1996-07-30 Intergraph Corporation Method and apparatus for enabling control of task execution
US5544236A (en) 1994-06-10 1996-08-06 At&T Corp. Access to unsubscribed features
US5574922A (en) 1994-06-17 1996-11-12 Apple Computer, Inc. Processor with sequences of processor instructions for locked memory updates
FR2722041B1 (en) * 1994-06-30 1998-01-02 Samsung Electronics Co Ltd HUFFMAN DECODER
US5655132A (en) * 1994-08-08 1997-08-05 Rockwell International Corporation Register file with multi-tasking support
US5640538A (en) 1994-08-22 1997-06-17 Adaptec, Inc. Programmable timing mark sequencer for a disk drive
US5717760A (en) * 1994-11-09 1998-02-10 Channel One Communications, Inc. Message protection system and method
WO1996017295A1 (en) * 1994-12-02 1996-06-06 Hyundai Electronics America, Inc. Limited run branch prediction
US5610864A (en) 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US5550816A (en) 1994-12-29 1996-08-27 Storage Technology Corporation Method and apparatus for virtual switching
US5649157A (en) 1995-03-30 1997-07-15 Hewlett-Packard Co. Memory controller with priority queues
JP3130446B2 (en) * 1995-05-10 2001-01-31 松下電器産業株式会社 Program conversion device and processor
US5592622A (en) 1995-05-10 1997-01-07 3Com Corporation Network intermediate system with message passing architecture
US5541920A (en) 1995-06-15 1996-07-30 Bay Networks, Inc. Method and apparatus for a delayed replace mechanism for a streaming packet modification engine
KR0180169B1 (en) * 1995-06-30 1999-05-01 배순훈 A variable length coder
US5613071A (en) 1995-07-14 1997-03-18 Intel Corporation Method and apparatus for providing remote memory access in a distributed memory multiprocessor system
US5933627A (en) * 1996-07-01 1999-08-03 Sun Microsystems Thread switch on blocked load or store using instruction thread field
US6061711A (en) * 1996-08-19 2000-05-09 Samsung Electronics, Inc. Efficient context saving and restoring in a multi-tasking computing system environment
CN1147785C (en) * 1996-08-27 2004-04-28 松下电器产业株式会社 Multi-program-flow synchronous processor independently processing multiple instruction stream, soft controlling processing function of every instrunetion
DE69718278T2 (en) * 1996-10-31 2003-08-21 Texas Instruments Inc Method and system for single-cycle execution of successive iterations of an instruction loop
US5857104A (en) 1996-11-26 1999-01-05 Hewlett-Packard Company Synthetic dynamic branch prediction
US6088788A (en) * 1996-12-27 2000-07-11 International Business Machines Corporation Background completion of instruction and associated fetch request in a multithread processor
US6029228A (en) * 1996-12-31 2000-02-22 Texas Instruments Incorporated Data prefetching of a load target buffer for post-branch instructions based on past prediction accuracy's of branch predictions
EP0863462B8 (en) * 1997-03-04 2010-07-28 Panasonic Corporation Processor capable of efficiently executing many asynchronous event tasks
US5835705A (en) * 1997-03-11 1998-11-10 International Business Machines Corporation Method and system for performance per-thread monitoring in a multithreaded processor
US5907702A (en) * 1997-03-28 1999-05-25 International Business Machines Corporation Method and apparatus for decreasing thread switch latency in a multithread processor
US6009515A (en) * 1997-05-30 1999-12-28 Sun Microsystems, Inc. Digital data processing system including efficient arrangement to support branching within trap shadows
US6385720B1 (en) * 1997-07-14 2002-05-07 Matsushita Electric Industrial Co., Ltd. Branch prediction method and processor using origin information, relative position information and history information
US6243735B1 (en) * 1997-09-01 2001-06-05 Matsushita Electric Industrial Co., Ltd. Microcontroller, data processing system and task switching control method
US5926646A (en) * 1997-09-11 1999-07-20 Advanced Micro Devices, Inc. Context-dependent memory-mapped registers for transparent expansion of a register file
UA55489C2 (en) * 1997-10-07 2003-04-15 Каналь+ Сосьєте Анонім Device for processing information in a number of information flows
US6567839B1 (en) * 1997-10-23 2003-05-20 International Business Machines Corporation Thread switch control in a multithreaded processor system
US6560629B1 (en) * 1998-10-30 2003-05-06 Sun Microsystems, Inc. Multi-thread processing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6058465A (en) * 1996-08-19 2000-05-02 Nguyen; Le Trong Single-instruction-multiple-data processing in a multimedia signal processor
US5996068A (en) * 1997-03-26 1999-11-30 Lucent Technologies Inc. Method and apparatus for renaming registers corresponding to multiple thread identifications
US6002881A (en) * 1997-06-10 1999-12-14 Arm Limited Coprocessor data access control

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PAVER ET AL.: "Register locking in an asynchronous microprocessor", COMPUTER DESIGN: VLSI PROCESSORS, 1992. ICCD'92. PROCEEDINGS, IEEE 1992 INTERNATIONAL CONFERENCE ON, 1992, pages 351 - 355, XP002944495 *
WALDSPURGER ET AL.: "Register relocation: Flexible contexts for multithreading", IEEE PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 1993, pages 120 - 130, XP002944494 *

Also Published As

Publication number Publication date
ATE396449T1 (en) 2008-06-15
AU7097900A (en) 2001-03-26
CA2383528A1 (en) 2001-03-08
WO2001016758A3 (en) 2001-10-25
TWI220732B (en) 2004-09-01
CA2383532A1 (en) 2001-03-08
EP1242869B1 (en) 2011-11-16
EP1236094A1 (en) 2002-09-04
US7421572B1 (en) 2008-09-02
DE60044752D1 (en) 2010-09-09
AU7342900A (en) 2001-03-26
TW594562B (en) 2004-06-21
CN1402846A (en) 2003-03-12
EP1236088B9 (en) 2008-10-08
EP1236092A4 (en) 2006-07-26
TW486667B (en) 2002-05-11
AU7098700A (en) 2001-03-26
EP1236094B1 (en) 2010-07-28
WO2001016758A9 (en) 2002-09-12
CN1402845A (en) 2003-03-12
CA2383540A1 (en) 2001-03-08
AU7101200A (en) 2001-03-26
DE60038976D1 (en) 2008-07-03
HK1046566A1 (en) 2003-01-17
EP1242867A4 (en) 2008-07-30
AU7340700A (en) 2001-03-26
CA2386558A1 (en) 2001-03-08
EP1236092A1 (en) 2002-09-04
WO2001018646A9 (en) 2002-09-12
TW486666B (en) 2002-05-11
CN1296818C (en) 2007-01-24
EP1236097A1 (en) 2002-09-04
CN1387640A (en) 2002-12-25
CN1184562C (en) 2005-01-12
EP1236094A4 (en) 2006-04-19
EP1236093A1 (en) 2002-09-04
WO2001016722A1 (en) 2001-03-08
EP1242869A1 (en) 2002-09-25
TW571239B (en) 2004-01-11
TW569133B (en) 2004-01-01
TWI221251B (en) 2004-09-21
AU7340600A (en) 2001-04-10
EP1236093A4 (en) 2006-07-26
CA2383528C (en) 2008-06-17
AU7099000A (en) 2001-03-26
TW475148B (en) 2002-02-01
WO2001016698A2 (en) 2001-03-08
WO2001016716A1 (en) 2001-03-08
AU7098600A (en) 2001-03-26
EP1242867A2 (en) 2002-09-25
WO2001018646A1 (en) 2001-03-15
CN100342326C (en) 2007-10-10
HK1046565A1 (en) 2003-01-17
CA2383531A1 (en) 2001-03-08
HK1051730A1 (en) 2003-08-15
WO2001016758A2 (en) 2001-03-08
HK1051247A1 (en) 2003-07-25
CN1387642A (en) 2002-12-25
EP1236088B1 (en) 2008-05-21
CN1271513C (en) 2006-08-23
EP1242869A4 (en) 2006-10-25
HK1051728A1 (en) 2003-08-15
EP1236097A4 (en) 2006-08-02
WO2001016715A1 (en) 2001-03-08
CA2386562A1 (en) 2001-03-08
CN1402844A (en) 2003-03-12
WO2001016715A9 (en) 2002-09-12
EP1236088A4 (en) 2006-04-19
WO2001016713A1 (en) 2001-03-08
HK1051729A1 (en) 2003-08-15
CN1254739C (en) 2006-05-03
TW548584B (en) 2003-08-21
AU7098400A (en) 2001-03-26
HK1049902A1 (en) 2003-05-30
CN100351781C (en) 2007-11-28
HK1049902B (en) 2005-08-26
CA2383526A1 (en) 2001-03-15
AU7340400A (en) 2001-03-26
CN100474236C (en) 2009-04-01
HK1046049A1 (en) 2002-12-20
WO2001016714A1 (en) 2001-03-08
WO2001016714A9 (en) 2002-09-12
ATE475930T1 (en) 2010-08-15
TW559729B (en) 2003-11-01
EP1236088A1 (en) 2002-09-04
TW546585B (en) 2003-08-11
CN1399736A (en) 2003-02-26
CN1390323A (en) 2003-01-08
AU7098500A (en) 2001-03-26
CA2386558C (en) 2010-03-09

Similar Documents

Publication Publication Date Title
WO2001016698A3 (en) Memory reference instructions for micro engine used in multithreaded parallel processor architecture
US5481719A (en) Exception handling method and apparatus for a microkernel data processing system
US7020768B2 (en) Apparatus and method for facilitating debugging of sequences of processing instructions using context identifier comparison
JP3796111B2 (en) Data processor
EP1573532B1 (en) Architecture to support multiple concurrent execution contexts on a processor
EP2428892A2 (en) Structured exception handling for application-managed thread units
WO2000033185A3 (en) A multiple-thread processor for threaded software applications
US8516483B2 (en) Transparent support for operating system services for a sequestered sequencer
EP1416376A3 (en) Multi-threaded embedded processor having deterministic instruction memory
TW357319B (en) Computer system and method for executing threads of execution with reduced run-time memory space requirements
CA2337962C (en) Method and apparatus for releasing functional units in a multithreaded vliw processor
WO2002097559A2 (en) Java hardware accelerator using thread manager
GB2443277A (en) Performing diagnostic operations upon an asymmetric multiprocessor apparatus
WO2005045612A3 (en) System for providing transitions between operating modes of a device
EP1839146A2 (en) Mechanism to schedule threads on os-sequestered without operating system intervention
WO2004068339A3 (en) Multithreaded processor with recoupled data and instruction prefetch
GB2358261A (en) Data processing with native and interpreted program instruction words
JP2011528817A (en) Pipeline processor
EP1770516A4 (en) A "l" driving method for driving program/instruction and architecture and processor thereof
EP1840736B1 (en) Multi-processor system and program execution method in the system
WO1999060460A3 (en) Storing instructions in low power shift register buffer for fetching loop instructions
WO2002057908A3 (en) A superscalar processor having content addressable memory structures for determining dependencies
WO2004059426A3 (en) System and method for using native code interpretation to move threads to a safe state in a run-time environment
KR100809294B1 (en) Apparatus and method for executing thread scheduling in virtual machine
Lo et al. Compilation issues for a simultaneous multithreading processor

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 09759380

Country of ref document: US

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2383540

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: IN/PCT/2002/00230/MU

Country of ref document: IN

REEP Request for entry into the european phase

Ref document number: 2000961484

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2000961484

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 008154120

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 10070011

Country of ref document: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2000961484

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP