WO2001055864A1 - A method of generating a configuration for a configurable spread spectrum communication device - Google Patents
A method of generating a configuration for a configurable spread spectrum communication device Download PDFInfo
- Publication number
- WO2001055864A1 WO2001055864A1 PCT/US2001/003020 US0103020W WO0155864A1 WO 2001055864 A1 WO2001055864 A1 WO 2001055864A1 US 0103020 W US0103020 W US 0103020W WO 0155864 A1 WO0155864 A1 WO 0155864A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- communication device
- recited
- operations
- configurable
- configurable communication
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
- H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
- H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
- H04B2201/70707—Efficiency-related aspects
- H04B2201/7071—Efficiency-related aspects with dynamic control of receiver resources
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
- H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
- H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
- H04B2201/70707—Efficiency-related aspects
- H04B2201/7071—Efficiency-related aspects with dynamic control of receiver resources
- H04B2201/70711—Efficiency-related aspects with dynamic control of receiver resources with modular structure
Definitions
- the present claimed invention relates to the field of communications.
- the present claimed invention relates to an apparatus and a method for configuring a configurable electronic device.
- Wireless communication has extensive applications in consumer and business markets.
- Spread spectrum techniques are gaining more popularity as a method off transmission in a wireless communication system.
- Among the many spread spectrum communication applications/systems are: fixed wireless, unlicensed (FCC) wireless, local area network (LAN), cordless telephony, personal base station, telemetry, mobile wireless, and other digital data processing applications. While each of these applications utilizes spread spectrum communications, they generally utilize unique and incompatible protocols for various signal processing operations, e.g., encoding and decoding, modulation and demodulation, etc. These unique and incompatible protocols often require unique hardware, software, and methodologies for the communication protocol. This practice can be costly in terms of design, testing, manufacturing, and infrastructure resources.
- CDMA code division multiple access
- WCDMA wideband CDMA
- 3GPP 3rd Generation Partnership Project
- ve ⁇ fic tir n of the setup might be difficult
- a device may be able to perform acceptably in one scenario of va ⁇ ables
- this performance may not guarantee the successful operation of the device in a different scenario Consequently, a need anses for a method and apparatus to ve ⁇ fy and simulate the operation of the general purpose device receiving external control for a specific application
- the present invention provides a method and apparatus that overcomes the limitations of a general-purpose spread spectrum device in order to perform a specific spread spectrum application Additionally, the present invention provides a method that efficiently manages external control of a general purpose spread spectrum device such that it can perform a specific application Furthermore, the present invention provides a solution that overcomes the problems of working with an entire set of possible combinations and permutations of hardware sequencing and va ⁇ able assignments for the general purpose spread spectrum device
- the present invention also provides a method and apparatus to ve ⁇ fy and simulate the operation of the general-purpose device, which received external control for a specific application
- the present invention provides an apparatus and method that generates a configuration for a configurable spread spectrum device
- the method implemented on a computing device having a processor and a computer readable memory, starts with a first step of receiving an input identifying a desired function, and a desired operation within the desired function, to be implemented by a configurable communication device In a subsequent step, a signal flow path for the desired operation is generated by the computing device Next, the desired operation
- a second embodiment of the present invention provides an electronic device with a processor and a computer readable memory coupled to the processor.
- the electronic device contains instructions and data stored on the computer readable memory that, when executed using the processor enables the aforementioned method of the first embodiment.
- the method and apparatus for providing configuration information to a configurable communication device is referred to in one embodiment as a programming interface.
- FIGURE 1 A is a block diagram of a configuration system, in accordance with one embodiment of the present invention.
- FIGURE I B is a block diagram of configuration-generating functions performed by an external processor device, in accordance with one embodiment of the present invention.
- FIGURE 2 is a block diagram of an external processor device for generating a configuration for a configurable communication device, in accordance with one embodiment of the present invention
- FIGURE 3 is a flowchart of the process used to design a configuration of a configurable spread spectrum electronic communication device, in accordance with one embodiment of the present invention.
- the present invention can be implemented in a wide variety of digital spread- spectrum wireless communication systems or techniques that utilize code sequences. Code sequences are utilized in wireless communications for many functions including, but not limited to: filtering, searching, modulation, and demodulation.
- the systems or techniques which utilize code sequences include, but are not limited to, fixed wireless, unlicensed Federal Communications Commission (FCC) wireless systems, wireless local area network (W-LAN), cordless telephony, cellular telephony, personal base station, telemetry, and other digital data processing applications.
- FCC Federal Communications Commission
- WLAN wireless local area network
- cordless telephony cellular telephony
- personal base station personal base station
- telemetry personal base station
- the present invention can be applied to both transmitters, e.g., a base station, and to receivers, e.g., a terminal, for fixed wireless, W-LAN, cellular telephony, and personal base station applications.
- one fixed wireless application to which the present invention may be applied is a metropolitan multipoint distribution system (MMDS).
- MMDS metropolitan multipoint distribution system
- Examples include wireless cable broadcast, or two-way wireless local loop (WLL) systems.
- WLL wireless local loop
- Some examples of a W-LAN, that can communicates digitized audio and data packets, for which the present invention can be applied include Open Air, and the
- a specific example of unlicensed FCC applications to which the present invention may be applied includes the Industrial, Scientific, and Medical band (ISM) devices, which can include cordless telephony products.
- ISM Industrial, Scientific, and Medical band
- Personal base stations can utilize either cordless or cellular telephony wireless communication standards.
- the cellular telephony systems in which the present invention can be applied includes, but is not limited to, IS-95, IS2000, ARIB, 3GPP-FDD, 3GPP-TDD, 3GPP2, 1 EXTREME, or other user-defined protocols.
- the range of code sequences utilized in the exemplary spread spectrum applications disclosed herein, are useful to define the class of functions for which the present configurable code generator unit is applicable.
- Configuration system (or programming interface system) 100a includes an external processor device 102 and a configurable communication device 104.
- External processor device 102 contains configuration information 103 stored in memory for the configurable communication device.
- External processor device is a workstation in one embodiment.
- Configurable communication device includes two computing elements 106 and 108, in the present embodiment, that are coupled by a line 107.
- Line 107 in one embodiment is a configurable interconnect that can selectively couple elements 106 and 108, or parts thereof.
- An exemplary configurable communication device 104 is provided in co-pending US patent application serial number , entitled “A WIRELESS SPREAD SPECTRUM COMMUNICATION PLATFORM USING DYNAMICALLY RECONFIGURABLE LOGIC,” Attorney Docket No. 9824-0035-999. This related application is commonly assigned, and is hereby incorporated by reference
- Interface 109 is a wired communication link that couples external processor device 102 and configurable communication device 104 in one embodiment.
- interface 109 is an electronic storage medium, e.g., CD-ROM and host device, which provides configuration information 10 ⁇ to configurable communication device.
- interface 109 is a wireless transmission from external processor device 102, or another communication device, e g , a wireless base station or wireless test platform
- configuration information is provided at the time configui ab le communication device 104 is manufactured and/or initially programmed for operation in the field, for the present embodiment
- configuration information is dynamically implemented at a time configurable communication device 104 is in operation in the field
- Block diagram 100b provides an exemplary functional basis for generating configuration information 103 of Figure 1A, that is ultimately destined for configuring the configurable communication device 104
- Functional block diagram 100b includes a configuration-generating function block 1 10 capable of receiving data and instruction inputs and capable of providing configuration outputs
- the data inputs refer to the user-desired configuration of a configurable communication device 104 of Figure 1 A
- instruction inputs are instructions for apphcat ⁇ on(s) desired to be implemented by configurable communication device 104
- An example of such instruction inputs is industrial standards, communication protocols, etc
- data inputs provided by a user can include proprietary algorithms and methodology that operate within the bounda ⁇ es of, and are allowed by, the latitude within an application protocol
- configuration outputs refers to the configuration information generated by configuration-generating function block 1 10 that will enable configurable communication device 104 of Figure 1 A to operate according to the user's input data and the instruction data for the application
- the data inputs in the present embodiment include, but are not limited to 1 ) desired application 1 14a of configurable communication device 104, 2) desired function 1 14b to be performed by configurable communication device 104, 3) desired input expected 114c to be received at configurable communication device 104, 4) desired output 114d to be generated by configurable communication device 104, 5) desired parameters 1 14e within configurable communication device that can accommodate user-definable prop ⁇ etary and non-prop ⁇ etary methodology
- a user could provide a desired application input 1 14a as a "wireless local loop” (WLL) for which configurable communication device is to be configured
- the desired function input 1 14b can be defined by a user as a "modulation function” for which configuration information must be determined in order to operate the general purpose configurable communication device 104
- the desired input 1 14c can refer to the format in which data is expected to be received at a computing element configured for modulation within the configurable communication device
- This input format can reflect other proprietary or unique user-defined data processing methods that prepare and format the data for the subsequent modulation function
- Desired output 1 14d is the format of the output data desired by the user
- a communication protocol may na ⁇ owly define the format and method by which data is interfaced between multiple devices, the format and method for processing data within a device itself is left open to a user (e g , the device's designer) In this manner, a user can develop and implement user-defined proprietary and non-proprietary algo
- Computer system 120a provides an exemplary implementation of external processor device 102 of Figure 1A that enables configuration-generating function block 1 10 of Figure I B
- Computer system 120a includes a core computing device 220 which includes a control/data bus 202 for communicating information, a central processor unit 204 for processing information and instructions, coupled to bus 202, and a memory unit 206 for sto ⁇ ng information and instructions, coupled to bus 202.
- Memory unit 206 can include memory configuration such as random access memory (RAM) for sto ⁇ ng temporal information and instructions for central processor unit 204
- non-volatile memory 208 can include a memory configuration that is read only memory (ROM), for sto ⁇ ng static information and instructions for central processor unit 204.
- Data storage unit 210 can store program instructions and large data base type information.
- Computer system 120a also includes an optional display device 218.
- Display device 218 can be any type of display, such as an analog or a digital display unit.
- Computer system 120a also includes an optional input device 216 coupled to bus 202.
- Optional input device 216 can include any input device, e.g., an alphanumeric input device such as a keyboard, or a cursor control device such as a mouse, etc.
- Optional input/output signal unit device 212 provides a communication interface from computer system 120a, e.g. serial port, etc.
- Bus 202 provides an exemplary coupling configuration of devices in computer system 120a. Bus 202 is shown as a single bus line for clarity.
- bus 202 can include subcomponents of specific data lines and/or control lines for the communication of commands and data between appropriate devices. It is further appreciated by those skilled in the art that bus 202 can be a parallel configuration, a serial configuration, and that bus 202 can include interconnects, gateways, and/or translators as appropriate for a given application.
- computer system 120a is exemplary only and that the present invention can operate within a number of different systems such as a general purpose computer system, a dedicated work station, an embedded control system, etc. Furthermore, the present invention is well suited to using a host of intelligent devices that have similar components as exemplary computer system 120a.
- Flowchart 3000 provides exemplary steps and exemplary sequencing of steps by which configuration system 100a, functional block diagram 100b, and computer system 120a can operate in harmony to enable the present invention.
- the present flowchart promotes efficient, robust, and timely configuring operations for a configurable communication device.
- Flowchart 3000 is implemented, in general, using the immediately previous figures.
- Step 3002 of the present embodiment input is receivt d at a computer identifying a desired function for the configurable device to perfoim
- a user may need to select a communication (or ⁇ t'inietic) function such as modulating, demodulating, coding, or decoding, as provided for in Figure 1 B
- the present invention is well suited to implementing any type of function within the range of operation of the configurable hardware
- Step 3002 is implemented, in one embodiment, by input 114a of Figure IB being provided to computer system 120a of Figure 2, wherein a user provides input data via optional input device 216, or from memory storage 206, 208 or 210, of computer system 120a m Figure 2
- a user can input any desired function for step 3002 that is accommodated in a software library of functions 1 16a, e g, Java, C language, etc in one embodiment
- the desired function can be a high level function, such as modulation, which can be further subdivided into more discrete sub functions, depending upon the level of programming desired for an application and available in library of functions input 1 16a
- Appendix A of patent application "A WIRELESS SPREAD SPECTRUM COMMUNICATION PLATFORM USING DYNAMICALLY RECONFIGURABLE LOGIC,” incorporated by reference herein provides an exemplary list of modem and codec functions and programmabihty, for which hardware kernels (or computing elements) 106 and 108 of Figure 1A may be configured for an exemplary spread spectrum application
- the present invention is well suited to a wide range of data processing functions and kernels that can be programmed by step 3002
- Step 3002 can provide a list of these sub functions or operations to the user, via a graphical user interface (GUI) on optional display device 218 of Figure 2 for
- the list of functions provide a one-to-one correspondence to, and is thus limited by, the computing elements 106 and 108 of Figure 1 A
- the present invention is well suited to implementing step 3002 with varying levels of functional granula ⁇ ty
- the dominant computations are centered around five major signal processing functions chip matched filte ⁇ ng, code-epoch search, chip demodulation/despreading, symbol-rate processing, and channel decoding
- a user has the ability to completely change the interconnection between these groups, or bypass the group(s) via the use of an interface m the configurable communication device In this manner, the capability of the data-flow specific configurable interconnect between islands of computation kernels can be fully exploited Following step 3002, flowchart 3000 proceeds to step 3004
- step 3004 of the present embodiment an input is received at a computer identifying a desired sub function within the given function, or a desired operation within a given sub function, for the configurable device to perform Step 3004 is implemented in the same manner as step 3002, in one embodiment A user can input any desired sub function, if any, that is accommodated in a programming guide provided as library of functions input 1 16a of Figure I B Programming guide can be any suitable program language
- a programming guide provided as library of functions input 1 16a of Figure I B
- Programming guide can be any suitable program language
- one embodiment of the present invention provides a list of the functions in a Data Kernel Specification List, from which a user may select demod and codec functions Data Kernel Specification List is described in Appendix A of co-pending application "A WIRELESS SPREAD SPECTRUM COMMUNICATION PLATFORM USING DYNAMICALLY RECONFIGURABLE LOGIC," incorporated by reference herein
- a user may select a sub function of code modulation
- step 3006 of the present embodiment input is received identifying desired settings for a desired function
- Inputs to step 3006 include, but are not limited to input and output (I/O) parameters 3006a desired to and from a function implemented in a computing element, e g , elements 106 and 108 of Figure 1 B
- input to step 3006 also includes parameter and formats input 3006b for dictating internal operating parameters for the function implemented by computing elements of a configurable device 104 of Figure 1A
- a specification list can provide different inputs, outputs, and parameters for functions that are available for designing a user- specific configuration of a configurable device While the present embodiment provides for specific input, output and parameter choices, the present invention is well suited to using a wide range of options, as desired for a given application
- a set of available resources ⁇ Ri ⁇ input 3006c is also provided to step 3006 for evaluation
- Input 3006c represents the set of baseline p ⁇ mitive compute kernels, e g , computing element 106 of Figure 1A, found in
- the available resources ⁇ Ri ⁇ are provided in the design of the communication device based on anticipated functions, sub functions, and operations required for protocol va ⁇ ation, potential algo ⁇ thmic flexibility needs, projected future algo ⁇ thmic and protocol growth, and indeterminate items.
- the resources of a given configurable device can be statically provided for in memory of computer system 120a in Figure 2
- the resources of a given configurable device can be dynamically determined by polling components of a configurable device, e.g., communication device 100a, via a coupling arrangement (wireless or se ⁇ al/bus hardwire) through computer system 120a.
- flowchart 3000 proceeds to step 3008.
- a signal flow path (or diagram) of the desired operation is generated.
- a signal flow path is a listing of the interfaces, e.g., the chosen input and output types and formats, for a given function.
- Step 3008 is implemented, in one embodiment, by processor 204 of Figure 2 selectively matching the desired interconnectivity between configurable elements (e g., elements 106 and 108 of Figure 1A) with the allowed interconnections available on a given configurable communication device.
- a set of allowed connections ⁇ Ci ⁇ input 3008a is provided to step 3008 for evaluation.
- the allowed set of connections ⁇ Ci ⁇ , e g a hierarchical interconnect configurations of the configurable device, is provided by a programming guide, e.g., library of functions 1 16a of Figure 1 B
- Input 3008a represents the amount of reconfigurability provided inside a hardware kernels, and between hardware kernels, e.g., via reconfigurable interconnect 107 of Figure 1A.
- Step 3008 includes the creation of an o ⁇ ginal system dataflow.
- the o ⁇ ginal system dataflow can be created from a w ⁇ tten specification and system simulation From the original system dataflow, specific algo ⁇ thm threads are identified. The specific threads are identified in the present embodiment by a rank orde ⁇ ng of the computational complexity.
- rank ordering in a typical WCDMA application, where the dominant computations are centered around five major signal processing functions, include: chip matched filte ⁇ ng, code-epoch search, chip demodulation/despreading, channel decoding, and symbol-rate processing.
- algo ⁇ thm threads typically require algo ⁇ thms that are made up of millions of operations per second (MOPS)
- An exemplary spread spectrum application can group these algo ⁇ thms into five catego ⁇ es based on their MOPs These groups include 1 ) a chip-rate processor group, 2) symbol-sequence processor group, 3) parameter- estimation processor group, 4) channel-element (multi-finger) processor group, and 5) front-end processor group
- a user has the option to bypass a processor group via the bypass mechanism and/or the coprocessor interface
- the present invention offers a large degree of flexibility in the user defining the preferred hardware-software partitioning boundary With the present embodiment, this boundary can in fact change over time based on the type, capability, performance, and computational efficiency of host instruction-set processor, e g , processor 120a of Figure 2, and of configurable communication device, e g , configurable device 104 of Figure 1A
- the allowed interconnections in step 3008 are provided in the design of the communication device based on anticipated flexibility due to protocol va ⁇ ation, potential algo ⁇ thmic flexibility needs, projected future algo ⁇ thmic and protocol growth, and indeterminate items
- the allowed connections ⁇ Ci ⁇ for a given configurable device can be statically provided for in memory of computer 120a
- the allowed connections ⁇ Ci ⁇ for a given configurable device can be dynamically determined by polling components of a configurable device, e g , communication device 100a, via a coupling arrangement (wireless or serial/bus hardwire) through computer system 120a
- Step 3008 contributes a suite of communication p ⁇ mitives, corresponding to the connections validated in step 3008, to implementation file output 3007
- Implementation file 3007 describes how a function is built from the set of baseline data and control structures in the hardware kernels
- step 3008 involves building an abstraction of the datapath configuration through the functions for the implementation file output 3007
- step 3008 provides a method of quality control for the implemented function provides a level of guarantee of operabi ty and efficiency
- the computer can properly sequence an unordered user- selected list of functions or sub functions
- Step 3001 is implemented, in one embodiment, by sto ⁇ ng data types m memory from memory storage, such as blocks 206, 208 or 210, of compute- system 120a in Figure 2, and matching the interfaces via processor 204 Following st. ⁇ 3008, flowchart 3000 proceeds to step 3010
- step 3010 of the p 1 es nt embodiment the desired operation is mapped onto a function-specific computing element having local control
- Step 3010 is implemented, in one embodiment, by processor 204 matching the desired functions, and/or sub functions and operations chosen in steps 3002 and 3004 with the available hardware resources of a given configurable device
- Mapping step 3010 essentially ties a function to a hardware kernel with a suitable architecture
- the parameters selected in step 3006 further configure the hardware kernel to the specific sub function or operation within a class of possible sub functions or operations This scenario occurs for the many different mathematical, operational, and logical categorizations for the different functions used m a given application and the range of reconfigurabihty for which individual hardware kernels can be designed
- steps 3002 through 3012 can be accommodated for a class of despreading and equalization functions with different parameters that correspond to the different communication protocols to which they are tied
- This embodiment provides a hardware kernel (or computing element) with sufficient reconfigurabihty, to accommodate the va ⁇ ations of the despreading and equalization functions between the protocols Consequently, the parameters of reconfigurabihty are provided to a user for the desired selection
- Step 3010 contributes a suite of extensible data types, corresponding to the hardware kernels and their configurable properties, to implementation file output 3007 by specifying the available resources approp ⁇ ate to satiate a desired function and/or sub function
- Other inputs can be considered for step 3010 besides available resources
- flexibility of a local controller (not shown) of a computing element 106 can also be considered for step 3010
- Mapping of desired functions to available resources in a multiprocessor device having algorithmic specific components is especially complementary because the hardware components (e g , computing elements 106 and 108 of Figure 1A) are essentially
- step 3002 through 3010 a user selects a modulation function in step 3002, and an integrate and dump sub function for step 3004.
- the variation of integration lengths from the set ⁇ 4, 8, 16, 32, 64, 128, 256 ⁇ will be provided as possible parameter choices.
- an exemplary parameter choice entered for step 3006 would be a 64-bit integration length, as required by the standard for a specific mode.
- a signal flow path per step 3010 will be provided, and the kernel designed for the integrate and dump class of functions will be mapped per step 3008 with the appropriate parameter setting. While the present example is applied to a specific function and parameter variation, the present invention is well suited to a wide range of applications, functions, and sub functions. Following step 3010, flowchart 3000 proceeds to step 3012.
- step 3012 of the present embodiment an inquiry determines whether additional sub-functions or operations are desired. If no additional sub functions or operations are desired, then flowchart 3000 proceeds to step 3016. However, if additional sub functions or operations are desired, then flowchart 3000 proceeds to step 3013. Step 3012 provides the logic to iteratively build up the quantity and types of sub functions and operations necessary to accommodate a complete function within the configurable device, e.g., to build up a modem function within a communication device.
- Step 3013 arises if additional functions or operations are desired, per step 3012.
- an inquiry determines whether timesharing of resources are desired. That is, depending on the sub function or operation desired and its processing rate requirement, and depending upon the processing rate of a given component of a configurable device, the component may have idle time within a system cycle to accommodate additional operations.
- computing element 106 of Figure 1 A can be configured directly from a host processor (not shown) of configurable communication device 104 to operate in multiple modes depending on macroscopic parameters such as the standard, and microscopic parameters such as the integration window for a search correlator.
- Step 3014 of the present embodiment the time domain of resources is divided for multiple uses
- Step 3014 is implemented by accounting for the capabilities of the components, as desc ⁇ bed in step 3013, in a configurable device
- the allocation process can be implemented using processor 204 of Figure 2 along with computing resources input 1 16b of Figure IB which can be stored in memory 206, 208, or 210 of Figure 2
- components 106 and 108 of configurable communication device 104 of Figure 1A are treated as a hardware computation resource that can be applied to a single computation process, e g , a multipath of a given channel, in one embodiment
- the computation resource provided by exemplary components 106 and 108 of configurable communication device 104 can be enhanced by running them at a clock rate higher than that required by a process, e g , higher than the data rate for a communication protocol
- resources of individual computation components, e g , a configurable demodulator can be time-shared (or divided) across multiple computation processes, e
- Step 3016 a ⁇ ses if no additional functions or operations are desired, per step 3012
- Step 3016 accounts for the condition where a desired configuration for a configurable device is essentially fixed for actual implementation onto the configurable device via the subsequent steps
- a configuration for the configurable interconnect is generated in order to satisfy the mapping step 3010
- step 3016 accounts for all the individual input/output data lines (not shown) for the hardware kernels, e.g., computing element 106 and 108 of Figure 1A.
- Step 3016 also accounts for the limitations in the reconfigurable interconnect, which in one embodiment has limited interconnectability between all the different configurable hardware kernels.
- step 3016 generates a rule set that establishes the configuration of the configurable interconnect, with digital instructions that turn on the electronic devices, e.g., transistors, of the interconnect and thus make the appropriate interconnections.
- Step 3016 is implemented, in one embodiment, by storing the configuration, or rule set, in memory, which is accessible to the reconfigurable interconnect.
- the present invention is well suited to implementing step 3016 using alternative storage techniques.
- hardware kernel resources are time shared, then more than one configurable interconnect rule set, or configuration can exist, and thus becomes reconfigurable between the multiple rule sets.
- step 3018 of the present embodiment a timing sequence for the configuration of the configurable interconnects and for the hardware kernels is defined.
- input is received at a computer identifying a desired function for the configurable device to perform.
- Step 3018 is implemented, in one embodiment by a user providing data input via optional input device 216, or from memory storage 206, 208 or 210, of computer system 120a in Figure 2.
- a user can input any desired function that is accommodated in a programming guide, e.g., library of functions 1 16a of Figure IB.
- the present invention is well suited to any type of functions, as provided for in the configurable device.
- the function desired in step 3018 can be a high level function, such as modulation, that can be further subdivided into more discrete sub functions.
- Step 3018 can provide a list of these sub functions or operations to the user, via a graphical user interface (GUI), for use in subsequent step(s) of flowchart 3000.
- GUI graphical user interface
- the list of functions provide a one-to-one correspondence to, and is thus limited by, the computing elements, e.g., computing elements 106 and 108 of Figure 1A.
- the present invention is well suited to implementing step 3018 at differing levels of function granularity.
- the configuration designed for the configurable architecture is data-rate scala e because of the locally controlled autonomous hardware kernels. That is, turning up the system clock speed can turn up the speed of the entire communication device, e.g., 100a.
- flowchart 3000 proceeds to step 3020.
- the configuration download is scheduled for the plurality of computing elements.
- Step 3020 provides for the swap of configuration data for a time-shared hardware kernel resource where the configuration changes.
- two communication channels may require different configurations of integrate and dump function, e.g., IS-95 for one channel and CDMA 2000 for another channel, or Japanese ARIB WCDMA and ETSI 3GPP WCDMA, that operates concurrently in a base station.
- integrate and dump function e.g., IS-95 for one channel and CDMA 2000 for another channel, or Japanese ARIB WCDMA and ETSI 3GPP WCDMA, that operates concurrently in a base station.
- the configuration must change for the appropriate channel.
- the change in configuration depends upon the frequency of access to the despread function, e.g., the frequency can occur at a multiple of chip rate, a chip rate, or at any a period appropriate for the application.
- the hardware kernel is reconfigurable, on a very efficient basis. Note that if the given function-specific kernel is time-shared, but uses the same configuration, e.g., both channels use IS-95, and then a different configuration does not have to be scheduled for change.
- a final output from flowchart 3000 provides the configuration mapping 1 18a, timing sequence 1 18b, intercoupling configuration 1 18c, and clock rates 1 18d. Following step 3020, flowchart 3000 ends.
- a user via an implementation file, e.g., file 3007, defines the finger function by defining: the sequence of operations, the parameters that control the dataflow, and the parameters that control the initiation or termination of the function.
- an implementation file e.g., file 3007
- defines the finger function by defining: the sequence of operations, the parameters that control the dataflow, and the parameters that control the initiation or termination of the function.
- a specific finger behavior is realized below by building the finger using the principle of an extensible data type.
- the sequence of operations that define a finger are determined by the user, and then declared as the finger type.
- flowchart 3000 By using flowchart 3000, the present embodiment enables the structure of each channel element to be completely under the control of the user/programmer That means that all the dataflow, controlflow, and interconnect configurabiltiy can be changed while in operation, enabling the creation of completely new dataflow or controlflow processing chains for a given channel element This level of flexibility enables a substantial amount of control, performance efficiency, and differentiation with respect to communication system architectures
- Flowchart 3000 also reflects a hierarchical aspect associated with the configuration-generating function 1 10 of Figure IB, where control and interfaces iteratively span between user-level language function library 1 16a to machine-level commands for the communication device, e g , configuration mapping output 118a
- flowchart 3000 can be used to program a dataflow machine, e g , communication device 100a, to operate as a spread spectrum wireless transceiver modem for the following standards via software developed by a system designer -IS-95B -IS-95C
- each channel element can be built-up by the user from the set of reconfigurable kernels to realize a reconfigurable multi-channel CDMA digital base band modem signal path that performs all the digital modulation-demodulation as well as channel encoding-decoding required per logical channel for all narrowband and wideband CDMA standards
- the present invention is well suited to using a wide range of voice and data channel combinations, as chosen and designed for a specific application.
- This platform is designed to support a variety of channel rates depending upon the service and radio configuration selected by the user via flowchart 3000.
- Several exemplary computer program implementations of flowchart 3000a for a spread spectrum system are provided in Appendix B of co-pending application "A WIRELESS SPREAD SPECTRUM COMMUNICATION PLATFORM USING DYNAMICALLY RECONFIGURABLE LOGIC," incorporated by reference herein.
- Appendix B provides the specific application of a wireless base transceiver station for a CDMA application.
- the present invention is well suited to a wide range of communication applications.
- the present embodiment applies flowchart 3000 to a digital wireless communication system.
- the present invention can be applied to a wide range of applications and a wide range of device configurations.
- the present invention is applicable to mobile units, base stations, and test platforms.
- flowchart 3000 of the present embodiment show a specific sequence and quantity of steps
- the present invention is suitable to alternative embodiments.
- steps 3013 and 3020 for a time- share scenario of programming a configuration for hardware kernels.
- the time-scenario is not required by the present invention, and thus, these steps may be omitted in one embodiment.
- other steps may be omitted depending upon the application.
- the present invention is well suited to incorporating additional steps to those presented, as required by an application, or as desired for permutations in the process.
- the sequence of the steps for flowchart 3000 can be modified depending upon the application.
- flowchart 3000 is shown as a single serial process, they can also be implemented as a continuous or parallel process.
- the instructions for the steps, and the data input and output from the steps, of flowcharts 3000 utilize memory and processor hardware components, either on a workstation, e.g. memory 206 and 208, and processor 204, per Figure 2.
- the memory storage used to implement the flowchart steps in the present embodiment can either be permanent, such as read only memory (ROM), or temporary memory such as random access memory (RAM).
- Memory storage can also be any other type of memory storage, capable of containing program instructions, such as a hard drive, a CD ROM, or flash memory.
- the processor used to implement the flowchart steps can either be a dedicated controller, an existing system processor, or it can be a dedicated digital signal processing (DSP) processor, as appropriate for the type of step.
- the instructions may be implemented using some form of a state machine.
- these physical manipulations take the foim of electrical or magnetic signals capable of being store d, transferred, combined, compared, and otherwise manipulated in a communica ion device or a processor
- these signals are referred to as bits, values, elements, symbols, character ), to ⁇ ns, numbers, or the like with reference to the present invention
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001555340A JP5075313B2 (en) | 2000-01-28 | 2001-01-29 | Method of generating a configuration for a configurable spread spectrum communication device |
DE10195203.1T DE10195203B3 (en) | 2000-01-28 | 2001-01-29 | A method of creating a configuration for a configurable communication device and electronic device and computer readable medium |
GB0217128A GB2376157B (en) | 2001-01-29 | 2001-01-29 | A method of generating a configuration for a configurable spread spectrum communication device |
AU2001231244A AU2001231244A1 (en) | 2000-01-28 | 2001-01-29 | A method of generating a configuration for a configurable spread spectrum communication device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17882800P | 2000-01-28 | 2000-01-28 | |
US60/178,828 | 2000-01-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001055864A1 true WO2001055864A1 (en) | 2001-08-02 |
Family
ID=22654084
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/003020 WO2001055864A1 (en) | 2000-01-28 | 2001-01-29 | A method of generating a configuration for a configurable spread spectrum communication device |
PCT/US2001/003069 WO2001055866A1 (en) | 2000-01-28 | 2001-01-29 | A wireless spread spectrum communication platform using dynamically reconfigurable logic |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/003069 WO2001055866A1 (en) | 2000-01-28 | 2001-01-29 | A wireless spread spectrum communication platform using dynamically reconfigurable logic |
Country Status (6)
Country | Link |
---|---|
US (4) | US6701431B2 (en) |
JP (1) | JP5075313B2 (en) |
KR (1) | KR100682736B1 (en) |
AU (2) | AU2001231244A1 (en) |
DE (1) | DE10195203B3 (en) |
WO (2) | WO2001055864A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6839889B2 (en) | 2000-03-01 | 2005-01-04 | Realtek Semiconductor Corp. | Mixed hardware/software architecture and method for processing xDSL communications |
US7433389B2 (en) | 2001-11-20 | 2008-10-07 | Mediatek Inc. | Methods and apparatus for spread spectrum signal processing using a reconfigurable coprocessor |
Families Citing this family (146)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7266725B2 (en) | 2001-09-03 | 2007-09-04 | Pact Xpp Technologies Ag | Method for debugging reconfigurable architectures |
DE19651075A1 (en) | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Unit for processing numerical and logical operations, for use in processors (CPU's), multi-computer systems, data flow processors (DFP's), digital signal processors (DSP's) or the like |
US6338106B1 (en) * | 1996-12-20 | 2002-01-08 | Pact Gmbh | I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures |
DE19654595A1 (en) | 1996-12-20 | 1998-07-02 | Pact Inf Tech Gmbh | I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures |
JP3961028B2 (en) | 1996-12-27 | 2007-08-15 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | Data flow processor (DFP) automatic dynamic unloading method and modules with 2D or 3D programmable cell structure (FPGA, DPGA, etc.) |
US6542998B1 (en) | 1997-02-08 | 2003-04-01 | Pact Gmbh | Method of self-synchronization of configurable elements of a programmable module |
US8686549B2 (en) | 2001-09-03 | 2014-04-01 | Martin Vorbach | Reconfigurable elements |
DE19861088A1 (en) | 1997-12-22 | 2000-02-10 | Pact Inf Tech Gmbh | Repairing integrated circuits by replacing subassemblies with substitutes |
US6226318B1 (en) * | 1998-03-31 | 2001-05-01 | Zenith Electronics Corporation | Detection of code vectors in single frequency, multiple transmitter networks |
CN1378665A (en) | 1999-06-10 | 2002-11-06 | Pact信息技术有限公司 | Programming concept |
US6484025B1 (en) * | 2000-01-07 | 2002-11-19 | Conexant Systems, Inc. | Method and apparatus for establishing compatibility between cordless telephone applications and physical hardware of the cordless telephone |
GB2360674A (en) * | 2000-03-21 | 2001-09-26 | Inmarsat Ltd | Concurrent use of multiple TDMA Protocols |
US20010025363A1 (en) * | 2000-03-24 | 2001-09-27 | Cary Ussery | Designer configurable multi-processor system |
US8020176B2 (en) | 2000-04-06 | 2011-09-13 | Infineon Technologies Ag | Virtual machine interface for hardware reconfigurable and software programmable processors |
JP2004506261A (en) | 2000-06-13 | 2004-02-26 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | Pipeline CT protocol and CT communication |
US6990548B1 (en) * | 2000-06-15 | 2006-01-24 | Hewlett-Packard Development Company, L.P. | Methods and arrangements for configuring a printer over a wireless communication link using a wireless communication device |
DE60137657D1 (en) | 2000-08-03 | 2009-03-26 | Infineon Technologies Ag | Flexible tdma systemarchitektur |
US7233810B2 (en) | 2000-08-03 | 2007-06-19 | Infineon Technologies Ag | Dynamically reconfigurable universal transmitter system |
US8058899B2 (en) | 2000-10-06 | 2011-11-15 | Martin Vorbach | Logic cell array and bus system |
DE10052392A1 (en) * | 2000-10-20 | 2002-05-02 | Alcatel Sa | Base station of a radio-operated communication system |
WO2002054601A1 (en) * | 2000-12-29 | 2002-07-11 | Morphics Technology, Inc. | Channel codec processor configurable for multiple wireless communications standards |
WO2005045692A2 (en) | 2003-08-28 | 2005-05-19 | Pact Xpp Technologies Ag | Data processing device and method |
US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
US7844796B2 (en) | 2001-03-05 | 2010-11-30 | Martin Vorbach | Data processing device and method |
US7142882B2 (en) | 2001-03-09 | 2006-11-28 | Schmidt Dominik J | Single chip wireless communication integrated circuit |
US7327780B2 (en) * | 2001-03-14 | 2008-02-05 | Mercury Computer Systems, Inc. | Wireless communications systems and methods for multiple operating system multiple user detection |
US7400668B2 (en) * | 2001-03-22 | 2008-07-15 | Qst Holdings, Llc | Method and system for implementing a system acquisition function for use with a communication device |
US6836839B2 (en) | 2001-03-22 | 2004-12-28 | Quicksilver Technology, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US7962716B2 (en) | 2001-03-22 | 2011-06-14 | Qst Holdings, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US20040133745A1 (en) | 2002-10-28 | 2004-07-08 | Quicksilver Technology, Inc. | Adaptable datapath for a digital processing system |
US7653710B2 (en) | 2002-06-25 | 2010-01-26 | Qst Holdings, Llc. | Hardware task manager |
US7752419B1 (en) | 2001-03-22 | 2010-07-06 | Qst Holdings, Llc | Method and system for managing hardware resources to implement system functions using an adaptive computing architecture |
US6577678B2 (en) | 2001-05-08 | 2003-06-10 | Quicksilver Technology | Method and system for reconfigurable channel coding |
US7245725B1 (en) * | 2001-05-17 | 2007-07-17 | Cypress Semiconductor Corp. | Dual processor framer |
ATE478381T1 (en) * | 2001-06-20 | 2010-09-15 | Richter Thomas | DATA PROCESSING PROCEDURES |
US20030026237A1 (en) * | 2001-08-06 | 2003-02-06 | Mohebbi Behzad Barjesteh | Cellular base station architecture with soft partitioning |
US7996827B2 (en) | 2001-08-16 | 2011-08-09 | Martin Vorbach | Method for the translation of programs for reconfigurable architectures |
US7434191B2 (en) | 2001-09-03 | 2008-10-07 | Pact Xpp Technologies Ag | Router |
US8686475B2 (en) | 2001-09-19 | 2014-04-01 | Pact Xpp Technologies Ag | Reconfigurable elements |
US7187663B2 (en) * | 2001-10-09 | 2007-03-06 | Schmidt Dominik J | Flexible processing system |
US7046635B2 (en) | 2001-11-28 | 2006-05-16 | Quicksilver Technology, Inc. | System for authorizing functionality in adaptable hardware devices |
US8412915B2 (en) | 2001-11-30 | 2013-04-02 | Altera Corporation | Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements |
US6986021B2 (en) | 2001-11-30 | 2006-01-10 | Quick Silver Technology, Inc. | Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements |
US7215701B2 (en) | 2001-12-12 | 2007-05-08 | Sharad Sambhwani | Low I/O bandwidth method and system for implementing detection and identification of scrambling codes |
US7403981B2 (en) * | 2002-01-04 | 2008-07-22 | Quicksilver Technology, Inc. | Apparatus and method for adaptive multimedia reception and transmission in communication environments |
WO2003060747A2 (en) | 2002-01-19 | 2003-07-24 | Pact Xpp Technologies Ag | Reconfigurable processor |
GB2385498A (en) * | 2002-02-13 | 2003-08-20 | Pa Consulting Services | Adjustable baseband processing of telecommunications signals |
WO2003071432A2 (en) | 2002-02-18 | 2003-08-28 | Pact Xpp Technologies Ag | Bus systems and method for reconfiguration |
US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
EP1347581A3 (en) * | 2002-03-22 | 2004-11-17 | Kabushiki Kaisha Toshiba | Radio communication apparatus and method |
DE20305986U1 (en) | 2002-04-15 | 2003-08-21 | Interdigital Tech Corp | Subscriber device capable of operating in both time division and frequency division modes of broadband code division multiple access |
US7493375B2 (en) * | 2002-04-29 | 2009-02-17 | Qst Holding, Llc | Storage and delivery of device features |
US7103091B2 (en) * | 2002-05-07 | 2006-09-05 | Stmicroelectronics, Inc. | Common data path rake receiver for a CDMA demodulator circuit |
US7328414B1 (en) | 2003-05-13 | 2008-02-05 | Qst Holdings, Llc | Method and system for creating and programming an adaptive computing engine |
US7660984B1 (en) | 2003-05-13 | 2010-02-09 | Quicksilver Technology | Method and system for achieving individualized protected space in an operating system |
US8090928B2 (en) * | 2002-06-28 | 2012-01-03 | Intellectual Ventures I Llc | Methods and apparatus for processing scalar and vector instructions |
WO2004021176A2 (en) | 2002-08-07 | 2004-03-11 | Pact Xpp Technologies Ag | Method and device for processing data |
US7657861B2 (en) | 2002-08-07 | 2010-02-02 | Pact Xpp Technologies Ag | Method and device for processing data |
US8108656B2 (en) | 2002-08-29 | 2012-01-31 | Qst Holdings, Llc | Task definition for specifying resource requirements |
WO2004038599A1 (en) | 2002-09-06 | 2004-05-06 | Pact Xpp Technologies Ag | Reconfigurable sequencer structure |
KR100504804B1 (en) * | 2002-09-28 | 2005-08-01 | 엘지전자 주식회사 | De-channelization method of wcdma system |
US7937591B1 (en) * | 2002-10-25 | 2011-05-03 | Qst Holdings, Llc | Method and system for providing a device which can be adapted on an ongoing basis |
US8276135B2 (en) | 2002-11-07 | 2012-09-25 | Qst Holdings Llc | Profiling of software and circuit designs utilizing data operation analyses |
US7170890B2 (en) * | 2002-12-16 | 2007-01-30 | Zetera Corporation | Electrical devices with improved communication |
US8005918B2 (en) | 2002-11-12 | 2011-08-23 | Rateze Remote Mgmt. L.L.C. | Data storage devices having IP capable partitions |
US7649880B2 (en) | 2002-11-12 | 2010-01-19 | Mark Adams | Systems and methods for deriving storage area commands |
EP1561306B1 (en) | 2002-11-12 | 2007-03-07 | Zetera Corporation | Communication protocols, systems and methods |
US7372928B1 (en) | 2002-11-15 | 2008-05-13 | Cypress Semiconductor Corporation | Method and system of cycle slip framing in a deserializer |
US7225301B2 (en) | 2002-11-22 | 2007-05-29 | Quicksilver Technologies | External memory controller node |
US7088950B2 (en) | 2002-11-26 | 2006-08-08 | Nokia Corporation | Method and apparatus for controlling integrated receiver operation in a communications terminal |
US7380151B1 (en) | 2002-12-11 | 2008-05-27 | National Semiconductor Corporation | Apparatus and method for asynchronously clocking the processing of a wireless communication signal by multiple processors |
US7016695B1 (en) | 2002-12-11 | 2006-03-21 | National Semiconductor Corporation | Apparatus and method for processing a deterministic data flow associated with a wireless communication signal |
US20040160975A1 (en) * | 2003-01-21 | 2004-08-19 | Charles Frank | Multicast communication protocols, systems and methods |
KR20040083872A (en) * | 2003-03-25 | 2004-10-06 | 유티스타콤코리아 유한회사 | W-CDMA ATM switch |
EP1471524A1 (en) * | 2003-04-22 | 2004-10-27 | Thomson Licensing S.A. | Method for decoding data received from a data source using hardware configuration data received from the same data source |
EP1471520A1 (en) * | 2003-04-22 | 2004-10-27 | Deutsche Thomson-Brandt Gmbh | Method for decoding data received from a data source using hardware configuration data received from the same data source |
US20040255230A1 (en) * | 2003-06-10 | 2004-12-16 | Inching Chen | Configurable decoder |
WO2005034408A2 (en) * | 2003-10-01 | 2005-04-14 | Board Of Regents Of The University Of Texas System | Wireless network system and method |
US8423007B2 (en) * | 2004-03-19 | 2013-04-16 | Brightpoint, Inc. | Multi-phone programming application |
KR100621571B1 (en) * | 2004-06-25 | 2006-09-14 | 삼성전자주식회사 | Apparatus and method for interconnecting networks using different protocols |
US7568059B2 (en) * | 2004-07-08 | 2009-07-28 | Asocs Ltd. | Low-power reconfigurable architecture for simultaneous implementation of distinct communication standards |
US7483963B2 (en) * | 2004-08-20 | 2009-01-27 | Research In Motion Limited | Method and system for configuring a client on host devices by utilizing an interface between a configuration application and host device drivers on a configuring device |
US7328332B2 (en) * | 2004-08-30 | 2008-02-05 | Texas Instruments Incorporated | Branch prediction and other processor improvements using FIFO for bypassing certain processor pipeline stages |
US20060095732A1 (en) * | 2004-08-30 | 2006-05-04 | Tran Thang M | Processes, circuits, devices, and systems for scoreboard and other processor improvements |
US7752426B2 (en) * | 2004-08-30 | 2010-07-06 | Texas Instruments Incorporated | Processes, circuits, devices, and systems for branch prediction and other processor improvements |
US7890735B2 (en) * | 2004-08-30 | 2011-02-15 | Texas Instruments Incorporated | Multi-threading processors, integrated circuit devices, systems, and processes of operation and manufacture |
US8612772B1 (en) * | 2004-09-10 | 2013-12-17 | Altera Corporation | Security core using soft key |
US8566616B1 (en) * | 2004-09-10 | 2013-10-22 | Altera Corporation | Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like |
CN101052976A (en) * | 2004-11-03 | 2007-10-10 | 皇家飞利浦电子股份有限公司 | Configuring spectrum agile devices by means of labels storing spektrum opportunity parameters |
US7545764B1 (en) | 2004-11-19 | 2009-06-09 | Cypress Semiconductor Corporation | Synchronized code recognition |
KR100594943B1 (en) * | 2004-11-30 | 2006-06-30 | 리전츠 오브 더 유니버스티 오브 미네소타 | Metheod for data modulation and demodulation in SoC |
US8408459B1 (en) | 2005-01-14 | 2013-04-02 | Brightpoint, Inc. | 4PL system and method |
US7769912B2 (en) * | 2005-02-17 | 2010-08-03 | Samsung Electronics Co., Ltd. | Multistandard SDR architecture using context-based operation reconfigurable instruction set processors |
US20090327546A1 (en) * | 2005-03-03 | 2009-12-31 | Gaby Guri | System for and method of hand-off between different communication standards |
US7702850B2 (en) | 2005-03-14 | 2010-04-20 | Thomas Earl Ludwig | Topology independent storage arrays and methods |
US8565721B2 (en) | 2006-10-20 | 2013-10-22 | T-Mobile Usa, Inc. | System and method for rating an IP-based wireless telecommunications based on access point |
US7821974B2 (en) * | 2005-03-29 | 2010-10-26 | Microsoft Corporation | UMTS RIL extension |
US7886311B2 (en) | 2005-03-29 | 2011-02-08 | Microsoft Corporation | Synchronous RIL proxy |
US7620981B2 (en) | 2005-05-26 | 2009-11-17 | Charles William Frank | Virtual devices and virtual bus tunnels, modules and methods |
US7797610B1 (en) * | 2005-07-19 | 2010-09-14 | Xilinx, Inc. | Method and apparatus for virtual quad-port random access memory |
US7725609B2 (en) * | 2005-08-05 | 2010-05-25 | Qimonda Ag | System memory device having a dual port |
US7743214B2 (en) * | 2005-08-16 | 2010-06-22 | Mark Adams | Generating storage system commands |
US8819092B2 (en) | 2005-08-16 | 2014-08-26 | Rateze Remote Mgmt. L.L.C. | Disaggregated resources and access methods |
US9270532B2 (en) | 2005-10-06 | 2016-02-23 | Rateze Remote Mgmt. L.L.C. | Resource command messages and methods |
EP1949572B1 (en) * | 2005-10-12 | 2018-07-25 | T-Mobile, USA, Inc | System and method for billing ip-based wireless telecommunications in a converged network |
EP1947878B1 (en) * | 2005-11-11 | 2013-07-03 | NTT DoCoMo, Inc. | Mobile communication system, mobile station, base station, and control channel allocation method |
US7698543B2 (en) * | 2005-11-15 | 2010-04-13 | Microsoft Corporation | User interface for specifying desired configurations |
US8250503B2 (en) | 2006-01-18 | 2012-08-21 | Martin Vorbach | Hardware definition method including determining whether to implement a function as hardware or software |
JP4685682B2 (en) * | 2006-03-31 | 2011-05-18 | 富士通株式会社 | Semiconductor device |
US7924881B2 (en) | 2006-04-10 | 2011-04-12 | Rateze Remote Mgmt. L.L.C. | Datagram identifier management |
US8755675B2 (en) * | 2006-04-20 | 2014-06-17 | Texas Instruments Incorporated | Flexible and efficient memory utilization for high bandwidth receivers, integrated circuits, systems, methods and processes of manufacture |
US8136102B2 (en) | 2006-06-20 | 2012-03-13 | Google Inc. | Systems and methods for compiling an application for a parallel-processing computer system |
US8381202B2 (en) * | 2006-06-20 | 2013-02-19 | Google Inc. | Runtime system for executing an application in a parallel-processing computer system |
US8108844B2 (en) | 2006-06-20 | 2012-01-31 | Google Inc. | Systems and methods for dynamically choosing a processing element for a compute kernel |
US8261270B2 (en) | 2006-06-20 | 2012-09-04 | Google Inc. | Systems and methods for generating reference results using a parallel-processing computer system |
US8146066B2 (en) | 2006-06-20 | 2012-03-27 | Google Inc. | Systems and methods for caching compute kernels for an application running on a parallel-processing computer system |
US8024708B2 (en) | 2006-06-20 | 2011-09-20 | Google Inc. | Systems and methods for debugging an application running on a parallel-processing computer system |
US8443348B2 (en) * | 2006-06-20 | 2013-05-14 | Google Inc. | Application program interface of a parallel-processing computer system that supports multiple programming languages |
US8375368B2 (en) * | 2006-06-20 | 2013-02-12 | Google Inc. | Systems and methods for profiling an application running on a parallel-processing computer system |
US7814486B2 (en) * | 2006-06-20 | 2010-10-12 | Google Inc. | Multi-thread runtime system |
US8136104B2 (en) | 2006-06-20 | 2012-03-13 | Google Inc. | Systems and methods for determining compute kernels for an application in a parallel-processing computer system |
EP1881661A1 (en) * | 2006-07-20 | 2008-01-23 | Abilis Systems Sarl | Method and device to process a received analog signal and to extract digital data there from according to a plurality of protocols |
US7788471B2 (en) * | 2006-09-18 | 2010-08-31 | Freescale Semiconductor, Inc. | Data processor and methods thereof |
US8351420B2 (en) * | 2006-10-23 | 2013-01-08 | T-Mobile Usa, Inc. | Maintenance of subscriber history for service support applications in an IP-based telecommunications system |
US7786996B2 (en) | 2006-10-24 | 2010-08-31 | Sony Corporation | System and method for object oriented hardware including cross-point switch interconnecting modules with I/O |
US8050708B2 (en) * | 2007-04-12 | 2011-11-01 | Harris Corporation | Option management in a software-defined radio |
US8131387B2 (en) * | 2007-08-09 | 2012-03-06 | Teradyne, Inc. | Integrated high-efficiency microwave sourcing control process |
US20090119441A1 (en) * | 2007-11-06 | 2009-05-07 | Hewlett-Packard Development Company, L.P. | Heterogeneous Parallel Bus Switch |
US20090161647A1 (en) * | 2007-12-20 | 2009-06-25 | Russ Mestechkin | Td-scdma uplink processing |
US8094641B2 (en) * | 2007-12-20 | 2012-01-10 | Mediatek Inc. | TD-SCDMA uplink processing |
US8391267B2 (en) * | 2007-12-20 | 2013-03-05 | Mediatek Inc. | TD-SCDMA uplink processing for synchronization of signals at base station receiver |
US8078326B2 (en) * | 2008-09-19 | 2011-12-13 | Johnson Controls Technology Company | HVAC system controller configuration |
US20110058518A1 (en) * | 2009-09-09 | 2011-03-10 | Comtech Ef Data Corp. | Multi-Channel Single Carrier Per Channel (SCPC) Systems and Related Methods |
JP5990466B2 (en) | 2010-01-21 | 2016-09-14 | スビラル・インコーポレーテッド | Method and apparatus for a general purpose multi-core system for implementing stream-based operations |
RU2010111027A (en) * | 2010-03-24 | 2011-09-27 | ЭлЭсАй Корпорейшн (US) | DEVICE AND METHOD FOR HIGH-SPEED CALCULATION OF MOVEMENT TABLES FOR MULTIPLE WIRELESS COMMUNICATION STANDARDS |
WO2012154586A1 (en) * | 2011-05-06 | 2012-11-15 | Xcelemor, Inc. | Computing system with hardware reconfiguration mechanism and method of operation thereof |
US8799750B1 (en) * | 2011-05-09 | 2014-08-05 | Xilinx, Inc. | Convolutional interleaver for bursty memory access |
US8693601B2 (en) | 2012-01-03 | 2014-04-08 | Intel Corporation | Self-correcting multirate filter |
CN104124987B (en) * | 2013-04-28 | 2016-06-08 | 国际商业机器公司 | For method and the device of parallel data processing |
CN103535068A (en) * | 2013-05-29 | 2014-01-22 | 华为技术有限公司 | Data transmission method, device, equipment, and base station |
EP3376691B1 (en) * | 2017-03-14 | 2019-05-08 | Rohde & Schwarz GmbH & Co. KG | Test device and test method |
US10200875B2 (en) | 2017-04-17 | 2019-02-05 | DeepSig Inc. | Placement and scheduling of radio signal processing dataflow operations |
CN107807547B (en) * | 2017-09-22 | 2020-04-21 | 上海卫星工程研究所 | Satellite service unit controller |
US20230026248A1 (en) * | 2021-07-20 | 2023-01-26 | EdgeQ, Inc. | Systems and methods for hybrid hardware and software implementation of multiple wireless standards |
CN114442529A (en) * | 2022-01-18 | 2022-05-06 | 深圳市显控科技股份有限公司 | I/O port expansion circuit and industrial control system |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4096732A (en) * | 1977-08-19 | 1978-06-27 | Springer Barry R | Camera testing methods and apparatus |
US4481583A (en) * | 1981-10-30 | 1984-11-06 | At&T Bell Laboratories | Method for distributing resources in a time-shared system |
US5568475A (en) * | 1994-12-21 | 1996-10-22 | Lucent Technologies Inc. | ATM network architecture employing an out-of-band signaling network |
US5901116A (en) * | 1994-05-02 | 1999-05-04 | Colorado Seminary | Programmable timing unit for generating multiple coherent timing signals |
US5974049A (en) * | 1997-08-29 | 1999-10-26 | International Business Machines Corporation | Internet protocol assists for high performance LAN connections |
US6026117A (en) * | 1997-10-23 | 2000-02-15 | Interdigital Technology Corporation | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3323950B2 (en) * | 1992-03-17 | 2002-09-09 | サン・マイクロシステムズ・インコーポレーテッド | Method of performing IDCT in a digital image processing system and IDCT processor therefor |
US5483647A (en) * | 1992-12-17 | 1996-01-09 | Bull Hn Information Systems Inc. | System for switching between two different operating systems by invoking the server to determine physical conditions to initiate a physical connection transparent to the user |
US6067008A (en) * | 1993-05-25 | 2000-05-23 | Intellectual Property Development Associates Of Connecticut, Inc. | Methods and apparatus for inputting messages, including advertisements, to a vehicle |
AU671781B2 (en) | 1993-10-28 | 1996-09-05 | Motorola, Inc. | Demodulator logic unit adaptable to multiple data protocols |
US6072994A (en) * | 1995-08-31 | 2000-06-06 | Northrop Grumman Corporation | Digitally programmable multifunction radio system architecture |
US5872810A (en) * | 1996-01-26 | 1999-02-16 | Imec Co. | Programmable modem apparatus for transmitting and receiving digital data, design method and use method for said modem |
US5790880A (en) * | 1996-01-04 | 1998-08-04 | Advanced Micro Devices | Microprocessor configured to dynamically connect processing elements according to data dependencies |
US6058114A (en) * | 1996-05-20 | 2000-05-02 | Cisco Systems, Inc. | Unified network cell scheduler and flow controller |
US5907580A (en) * | 1996-06-10 | 1999-05-25 | Morphics Technology, Inc | Method and apparatus for communicating information |
EP0980555A1 (en) * | 1996-06-10 | 2000-02-23 | Morphics Technology, Inc. | Method and apparatus for compiling one circuit in a sequence of circuits within a programmable gate array |
US6128639A (en) * | 1996-06-28 | 2000-10-03 | Cray Research, Inc. | Array address and loop alignment calculations |
US5940438A (en) * | 1997-02-18 | 1999-08-17 | Mitsubishi Electric Information Technology Center America, Inc (Ita) | Universal modem for digital video, audio and data communications |
US6167525A (en) * | 1997-02-26 | 2000-12-26 | Pirelli Cavi E Sistemi S.P.A. | Method and system for analysis of electric power transmission link status |
US5877766A (en) * | 1997-08-15 | 1999-03-02 | International Business Machines Corporation | Multi-node user interface component and method thereof for use in accessing a plurality of linked records |
EP1029397B1 (en) * | 1997-11-03 | 2006-08-09 | Harris Corporation | Reconfigurable radio system architecture |
US6185418B1 (en) * | 1997-11-07 | 2001-02-06 | Lucent Technologies Inc. | Adaptive digital radio communication system |
US6148006A (en) * | 1997-11-12 | 2000-11-14 | Nortel Networks Limited | Communication system architecture, exchange having a plurality of broadband modems and method of supporting broadband operation on a one to one basis |
US5999990A (en) * | 1998-05-18 | 1999-12-07 | Motorola, Inc. | Communicator having reconfigurable resources |
US6237054B1 (en) * | 1998-09-14 | 2001-05-22 | Advanced Micro Devices, Inc. | Network interface unit including a microcontroller having multiple configurable logic blocks, with a test/program bus for performing a plurality of selected functions |
US6052600A (en) * | 1998-11-23 | 2000-04-18 | Motorola, Inc. | Software programmable radio and method for configuring |
US6456611B1 (en) * | 1998-12-04 | 2002-09-24 | Nortel Networks Limited | CDMA modem using common block architecture |
AU4529200A (en) * | 1999-05-10 | 2000-11-21 | Sirius Communications N.V. | Method and apparatus for high-speed software reconfigurable code division multiple access communication |
US6587448B1 (en) * | 1999-10-18 | 2003-07-01 | Lucent Technologies Inc. | Reconfigurable wireless system base station |
-
2001
- 2001-01-29 AU AU2001231244A patent/AU2001231244A1/en not_active Abandoned
- 2001-01-29 US US09/772,582 patent/US6701431B2/en not_active Expired - Lifetime
- 2001-01-29 KR KR1020027009764A patent/KR100682736B1/en not_active IP Right Cessation
- 2001-01-29 DE DE10195203.1T patent/DE10195203B3/en not_active Expired - Fee Related
- 2001-01-29 WO PCT/US2001/003020 patent/WO2001055864A1/en active Application Filing
- 2001-01-29 JP JP2001555340A patent/JP5075313B2/en not_active Expired - Fee Related
- 2001-01-29 WO PCT/US2001/003069 patent/WO2001055866A1/en active Application Filing
- 2001-01-29 US US09/772,584 patent/US20020031166A1/en not_active Abandoned
- 2001-01-29 AU AU2001233150A patent/AU2001233150A1/en not_active Abandoned
-
2005
- 2005-07-29 US US11/193,851 patent/US20060003757A1/en not_active Abandoned
- 2005-08-05 US US11/198,692 patent/US7254649B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4096732A (en) * | 1977-08-19 | 1978-06-27 | Springer Barry R | Camera testing methods and apparatus |
US4481583A (en) * | 1981-10-30 | 1984-11-06 | At&T Bell Laboratories | Method for distributing resources in a time-shared system |
US5901116A (en) * | 1994-05-02 | 1999-05-04 | Colorado Seminary | Programmable timing unit for generating multiple coherent timing signals |
US5568475A (en) * | 1994-12-21 | 1996-10-22 | Lucent Technologies Inc. | ATM network architecture employing an out-of-band signaling network |
US5974049A (en) * | 1997-08-29 | 1999-10-26 | International Business Machines Corporation | Internet protocol assists for high performance LAN connections |
US6026117A (en) * | 1997-10-23 | 2000-02-15 | Interdigital Technology Corporation | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6839889B2 (en) | 2000-03-01 | 2005-01-04 | Realtek Semiconductor Corp. | Mixed hardware/software architecture and method for processing xDSL communications |
US6965960B2 (en) | 2000-03-01 | 2005-11-15 | Realtek Semiconductor Corporation | xDSL symbol processor and method of operating same |
US7433389B2 (en) | 2001-11-20 | 2008-10-07 | Mediatek Inc. | Methods and apparatus for spread spectrum signal processing using a reconfigurable coprocessor |
Also Published As
Publication number | Publication date |
---|---|
DE10195203B3 (en) | 2014-01-02 |
WO2001055866A1 (en) | 2001-08-02 |
US20010034227A1 (en) | 2001-10-25 |
JP2003521203A (en) | 2003-07-08 |
KR20020079813A (en) | 2002-10-19 |
US20050282534A1 (en) | 2005-12-22 |
US7254649B2 (en) | 2007-08-07 |
AU2001231244A1 (en) | 2001-08-07 |
AU2001233150A1 (en) | 2001-08-07 |
JP5075313B2 (en) | 2012-11-21 |
US20020031166A1 (en) | 2002-03-14 |
DE10195203T1 (en) | 2002-12-19 |
US20060003757A1 (en) | 2006-01-05 |
KR100682736B1 (en) | 2007-02-15 |
US6701431B2 (en) | 2004-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6701431B2 (en) | Method of generating a configuration for a configurable spread spectrum communication device | |
US8804789B2 (en) | Configurable multimode despreader for spread spectrum applications | |
US7039915B2 (en) | Method and apparatus for software-based allocation and scheduling of hardware resources in an electronic device | |
US6967999B2 (en) | Method and apparatus to support multi standard, multi service base-stations for wireless voice and data networks | |
US6618434B2 (en) | Adaptive, multimode rake receiver for dynamic search and multipath reception | |
US7703107B2 (en) | Virtual machine interface for hardware reconfigurable and software programmable processors | |
US5867400A (en) | Application specific processor and design method for same | |
US9002998B2 (en) | Apparatus and method for adaptive multimedia reception and transmission in communication environments | |
US20010048714A1 (en) | Method and apparatus for processing a secondary synchronization channel in a spread spectrum system | |
US20020045441A1 (en) | Efficient software download to configurable communication device | |
US7536691B2 (en) | Method and apparatus for software-based allocation and scheduling of hardware resources in a wireless communication device | |
JPH10507013A (en) | Application specific processor and design method thereof | |
US20080092141A1 (en) | Method and apparatus for time-sliced and multi-threaded data processing in a communication system | |
US7386326B2 (en) | Programmable task-based co-processor | |
Chou et al. | Adaptive Computing as the Enabling Technology for SDR | |
Chou et al. | Adaptive Computing as the | |
Kavipriya | OVSF Code Assignment for Wideband Code Division Multiple Access (WCDMA) in FPGA | |
Guha et al. | Reconfigurable Frame Parser Design for multi-radio support on asynchronous microprocessor cores | |
Srikanteswara et al. | Designing soft radios for high data rate systems and integrated global services | |
Risset et al. | Programming models and implementation platforms for software defined radio configuration | |
Bertini et al. | Radio Access Definition Language (RADL): high level language for Software Radio terminal reconfiguration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase |
Ref document number: 0217128 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20010129 |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 2001 555340 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027009764 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027009764 Country of ref document: KR |
|
RET | De translation (de og part 6b) |
Ref document number: 10195203 Country of ref document: DE Date of ref document: 20021219 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10195203 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |