WO2001057642A2 - Data store bandwidth accelerator - Google Patents
Data store bandwidth accelerator Download PDFInfo
- Publication number
- WO2001057642A2 WO2001057642A2 PCT/US2001/003711 US0103711W WO0157642A2 WO 2001057642 A2 WO2001057642 A2 WO 2001057642A2 US 0103711 W US0103711 W US 0103711W WO 0157642 A2 WO0157642 A2 WO 0157642A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- data storage
- storage controller
- boot
- dsp
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4406—Loading of operating system
- G06F9/4408—Boot device selection
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
- G06F3/0613—Improving I/O performance in relation to throughput
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0658—Controller construction arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0674—Disk device
- G06F3/0676—Magnetic disk device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4406—Loading of operating system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Definitions
- the present invention relates generally to systems and methods for data storage and retrieval and, more particularly, to data storage controllers employing lossless and/or lossy data compression and decompression to provide accelerated data storage and retrieval bandwidth and to provide accelerated loading of operating systems and application programs.
- Modern computers utilize a hierarchy of memory devices. To achieve maximum performance levels, modern processors utilize onboard memory and on board cache to obtain high bandwidth access to both program and data. Limitations in process technologies currently prohibit placing a sufficient quantity of onboard memory for most applications. Thus, in order to offer sufficient memory for the operating system(s), application programs, and user data, computers often use various forms of popular off-processor high speed memory including static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), synchronous burst static ram (SB SRAM). Due to the prohibitive cost of the high-speed random access memory, coupled with their power volatility, a third lower level of the hierarchy exists for non-volatile mass storage devices.
- SRAM static random access memory
- SDRAM synchronous dynamic random access memory
- SB SRAM synchronous burst static ram
- Mass storage devices offer increased capacity and fairly economical data storage.
- Mass storage devices (such as a "hard disk”) typically store the operating system of a computer system, as well as applications and data and rapid access to such data is critical to system performance.
- the data storage and retrieval bandwidth of mass storage devices is typically much less as compared with the bandwidth of other elements of a computing system. Indeed, over the last decade, although computer processor performance has improved by at least a factor of 50, magnetic disk storage performance has only improved by a factor of 5. Consequently, memory storage devices severely limit the performance of consumer, entertainment, office, workstation, servers, and mainframe computers for all disk and memory intensive operations.
- storage density is limited by the number of bits that are encoded in a mass storage device per unit volume.
- mass density is defined as storage bits per unit mass.
- Storewidth is the data rate at which the data may be accessed.
- There are various ways of categorizing storewidth in terms several of the more prevalent metrics include sustained continuous storewidth, burst storewidth, and random access storewidth, all typically measured in megabytes/sec.
- Power consumption is canonically defined in terms of power consumption per bit and may be specified under a number of operating modes including active (while data is being accessed and transmitted) and standby mode. Hence one fairly obvious limitation within the current art is the need for even more volume, mass, and power efficient data storage.
- Magnetic disk mass storage devices currently employed in a variety of home, business, and scientific computing applications suffer from significant seek-time access delays along with profound read/write data rate limitations.
- Currently the fastest available disk drives support only a sustained output data rate in the tens of megabytes per second data rate (MB/sec). This is in stark contrast to the modern Personal Computer's Peripheral Component Interconnect (PCI) Bus's low end 32 bit / 33Mhz input/output capability of 264 MB/sec and the PC's internal local bus capability of 800 MB/sec.
- PCI Peripheral Component Interconnect
- RAID systems often afford the user the benefit of increased data bandwidth for data storage and retrieval. By simultaneously accessing two or more disk drives, data bandwidth may be increased at a maximum rate that is linear and directly proportional to the number of disks employed. Thus another problem with modern data storage systems utilizing RAID systems is that a linear increase in data bandwidth requires a proportional number of added disk storage devices. Another problem with most modern mass storage devices is their inherent unreliability. Many modern mass storage devices utilize rotating assemblies and other types of electromechanical components that possess failure rates one or more orders of magnitude higher than equivalent solid-state devices. RAID systems employ data redundancy distributed across multiple disks to enhance data storage and retrieval reliability. In the simplest case, data may be explicitly repeated on multiple places on a single disk drive, on multiple places on two or more independent disk drives. More complex techniques are also employed that support various trade-offs between data bandwidth and data reliability.
- RAID Levels 0 entails pure data striping across multiple disk drives. This increases data bandwidth at best linearly with the number of disk drives utilized. Data reliability and validation capability are decreased. A failure of a single drive results in a complete loss of all data. Thus another problem with RAID systems is that low cost improved bandwidth requires a significant decrease in reliability.
- RAID Level 1 utilizes disk mirroring where data is duplicated on an independent disk subsystem. Validation of data amongst the two independent drives is possible if the data is simultaneously accessed on both disks and subsequently compared. This tends to decrease data bandwidth from even that of a single comparable disk drive.
- the failed drive is removed and a replacement drive is inserted. The data on the failed drive is then copied in the background while the entire system continues to operate in a performance degraded but fully operational mode. Once the data rebuild is complete, normal operation resumes.
- another problem with RAID systems is the high cost of increased reliability and associated decrease in performance.
- RAID Level 5 employs disk data striping and parity error detection to increase both data bandwidth and reliability simultaneously. A minimum of three disk drives is required for this technique. In the event of a single disk drive failure, that drive may be rebuilt from parity and other data encoded on disk remaining disk drives. In systems that offer hot swap capability, the failed drive is removed and a replacement drive is inserted. The data on the failed drive is then rebuilt in the background while the entire system continues to operate in a performance degraded but fully operational mode. Once the data rebuild is complete, normal operation resumes.
- a data storage controller comprises: a digital signal processor (DSP) comprising a data compression engine (DCE) for compressing data stored to the data storage device and for decompressing data retrieved from the data storage device; a programmable logic device, wherein the programmable logic device is programmed by the digital signal processor to instantiate a first interface for operatively interfacing the data storage controller to the data storage device and to instantiate a second interface for operatively interfacing the data storage controller to a host; and a non-volatile memory device, for storing logic code associated with the DSP, the first interface and the second interface.
- DSP digital signal processor
- DCE data compression engine
- the data storage controller further comprises a cache memory device for temporarily storing data that is processed by or transmitted through the data storage controller.
- the data storage controller may comprise and expansion bus card that operatively attaches to a host system bus.
- the data storage controller may be embedded within a motherboard of the host system.
- the data storage controller comprises a DMA (direct memory access) controller that controls access of the cache memory device by the DCE, the first interface and the second interface.
- the DMA controller is implemented by the programmable logic device or the DSP or by both.
- the data storage controller comprises a bandwidth allocation controller that controls and allocates bandwidth access to the cache memory device by the DCE, and first and second interfaces based on either the anticipated or actual compression ratio of the DCE.
- the DSP of the data storage controller comprises external Input/Output ports that may be used for transmitting data (compressed or uncompressed) from the data storage to a remote location and for receiving data (compressed or uncompressed) transmitted from a remote location.
- Data transmitted from a remote system can be processed by the data storage controller on behalf of the remote system and transmitted back to the remote system via the DSP I/O ports.
- the I/O ports of the DSP may be dynamically reconfigured for programming the programmable logic device during initialization of the data storage controller.
- the DSP of the data storage controller comprises a dedicated bus, operatively connected to the programmable logic device, for programming programmable logic device during initialization of the data storage controller.
- the DSP of the data storage controller is configured to sense the host system environment upon initialization of the data storage controller and select the program code stored in the non-volatile memory device to instantiate a first and second interface that corresponds to the host system environment.
- the present invention is further directed to systems and methods for providing accelerated loading of operating system and application programs upon system boot or application launch and, more particularly, to data storage controllers employing lossless and/or lossy data compression and decompression to provide accelerated loading of operating systems and application programs.
- a method for providing accelerated loading of an operating system comprises the steps of: maintaining a list of boot data used for booting a computer system; preloading the boot data upon initialization of the computer system; and servicing requests for boot data from the computer system using the preloaded boot data.
- the boot data may comprise program code associated with an operating system of the computer system, an application program, and a combination thereof, h a preferred embodiment, the boot data is retrieved from a boot device and stored in a cache memory device.
- the method for accelerated loading of an operating system comprises updating the list of boot data during the boot process.
- the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list and/or removing from the list any boot data previously stored in the list and not requested by the computer system.
- the boot data is stored in a compressed format on the boot device and the preloaded boot data is decompressed prior to transmitting the preloaded boot data to the requesting system.
- a method for providing accelerated launching of an application program comprises the steps of: maintaining a list of application data associated with an application program; preloading the application data upon launching the application program; and servicing requests for application data from a computer system using the preloaded application data.
- FIG. 1 is a block diagram of a data storage controller according to one embodiment of the present invention.
- Fig. 2 is a block diagram of a data storage controller according to another embodiment of the present invention.
- Fig. 3 is a block diagram of a data storage controller according to another embodiment of the present invention.
- Fig. 4 is a block diagram of a data storage controller according to another embodiment of the present invention.
- Fig. 5 is a block diagram of a data storage controller according to another embodiment of the present invention.
- Figs. 6a and 6b comprise a flow diagram of a method for initializing a data storage controller according to one aspect of the present invention
- Figs. 7a and 7b comprise a flow diagram of a method for providing accelerated loading of an operating system and/or application programs upon system boot, according to one aspect of the present invention
- Figs. 8a and 8b comprise a flow diagram of a method for providing accelerated loading of application programs according to one aspect of the present invention
- Fig. 9 is a diagram of an exemplary data compression system that may be employed in a data storage controller according to the present invention.
- Fig. 10 is a diagram of an exemplary data decompression system that may be employed in a data storage controller according to the present invention.
- the present invention may be implemented in various forms of hardware, software, firmware, or a combination thereof.
- the present invention is implemented on a computer platform including hardware such as one or more central processing units (CPU) or digital signal processors (DSP), a random access memory (RAM), and input/output (I/O) interface(s).
- the computer platform may also include an operating system, microinstruction code, and dedicated processing hardware utilizing combinatorial logic or finite state machines.
- the various processes and functions described herein may be either part of the hardware, microinstruction code or application programs that are executed via the operating system, or any combination thereof.
- the present invention is directed to data storage controllers that provide increased data storage/retrieval rates that are not otherwise achievable using conventional disk controller systems and protocols to store/retrieve data to/from mass storage devices.
- the concept of "accelerated" data storage and retrieval was introduced in U.S. Patent Application Serial No. 09/266,394, filed March 11, 1999, entitled “System and Methods For Accelerated Data Storage and Retrieval” and U.S. Patent Application Serial No. 09/481,243, filed January
- accelerated data storage comprises receiving a digital data stream at a data transmission rate which is greater that the data storage rate of a target storage device, compressing the input stream at a compression rate that increases the effective data storage rate of the target storage device and storing the compressed data in the target storage device. For instance, assume that a mass storage device (such as a hard disk) has a data storage rate of 20 megabytes per second.
- a storage controller for the mass storage device is capable of compressing an input data stream with an average compression rate of 3:1, then data can be stored in the mass storage device at a rate of 60 megabytes per second, thereby effectively increasing the storage bandwidth ("storewidth") of the mass storage device by a factor of three.
- accelerated data retrieval comprises retrieving a compressed digital data stream from a target storage device at the rate equal to, e.g., the data access rate of the target storage device and then decompressing the compressed data at a rate that increases the effective data access rate of the target storage device.
- accelerated data storage/retrieval mitigates the traditional bottleneck associated with, e.g., local and network disk accesses.
- the data storage controller 10 comprises a data compression engine 12 for compressing/decompressing data (preferably in real-time or psuedo real-time) stored/retrieved from a hard disk 1 l(or any other type of mass storage device) to provide accelerated data storage/retrieval.
- the DCE 12 preferably employs the data compression/decompression techniques disclosed in U.S. Patent Application Serial No. 09/210,491 entitled “Content Independent Data Compression Method and System," filed on December 11, 1998. It is to be appreciated that the compression and decompression systems and methods disclosed in U.S. Patent Application Serial No.
- the data storage controller 10 further comprises a cache 13, a disk interface (or disk controller) 14 and a bus interface 15.
- the storage controller 10 is operatively connected to the hard disk 11 via the disk controller 14 and operatively connected to an expansion bus (or main bus) 16 of a computer system via the bus interface 15.
- the disk interface 14 may employ a known disk interface standard such as UltraDMA, SCSI, Serial Storage Architecture, FibreChannel or any other interface that provides suitable disk access data rates.
- the storage controller 10 preferably utilizes the American National Standard for Infonnation Systems (ANSI) AT Attachment Interface (ATA/ATAPI-4) to connect the data storage controller 10 to the hard disk 11.
- ANSI American National Standard for Infonnation Systems
- ATA/ATAPI-4 AT Attachment Interface
- this standard defines the connectors and cables for the physical interconnects between the data storage controller and the storage devices, along with the electrical and logical characteristics of the interconnecting signals.
- bus interface 15 may employ a known standard such as the PCI (Peripheral Component Interconnect) bus interface for interfacing with a computer system.
- PCI Peripheral Component Interconnect
- the use of industry standard interfaces and protocols is preferable, as it allows the storage controller 10 to be backwards compatible and seamlessly integrated with current systems.
- the present invention may be utilize any suitable computer interface or combination thereof.
- Fig. 1 illustrates a hard disk 11
- the storage controller 10 may be employed with any form of memory device including all forms of sequential, pseudo-random, and random access storage devices.
- Storage devices as known within the current art include all forms of random access memory, magnetic and optical tape, magnetic and optical disks, along with various other forms of solid-state mass storage devices.
- the current invention applies to all forms and manners of memory devices including, but not limited to, storage devices utilizing magnetic, optical, and chemical techniques, or any combination thereof.
- the cache 13 may comprise volatile or non-volatile memory, or any combination thereof.
- the cache 13 is implemented in SDRAM (static dynamic random access memory).
- the system of Fig. 1 generally operates as follows.
- data When data is read from disk by the host computer, data flows from the disk 11 through the data storage controller 10 to the host computer.
- Data is stored in one of several proprietary compression formats on the disk 11 (e.g., "content independent" data compression).
- Data blocks are pre-specified in length, comprised of single or multiple sectors, and are typically handled in fractional or whole equivalents of tracks, e.g. track, whole track, multiple tracks, etc.
- a DMA transfer is setup from the disk interface 14 to the onboard cache memory 13.
- the disk interface 14 comprises integral DMA control to allow transfer of data from the disk 11 directly to the onboard cache 13 without intervention by the DCE 12.
- the DCE 12 acts as a system level controller and sets-up specific registers within both the disk , interface 14 and bus interface 15 to facilitate DMA transfers to and from the cache memory 13.
- the DMA transfer is setup via specifying the appropriate command (read disk), the source address (disk logical block number), amount of data to be transferred (number of disk logical blocks), and destination address within the onboard cache memory 13.
- a disk data interrupt signal (“DISKINT#") is cleared (if previously set and not cleared) and the command is initiated by writing to the appropriate address space.
- the DISKINT# interrupt is asserted notifying the DCE 12 that requested data is now available in the cache memory 13.
- Data is then read by the DMA controller within the DCE 12 and placed into local memory for subsequent decompression.
- the decompressed data is then DMA transferred from the local memory of the DCE 12 back to the cache memory 13.
- data is DMA transferred via the bus interface controller 15 from the cache memory 13 to the bus 16. It is to be understood that in the read mode, the data storage controller acts as a bus master.
- a bus DMA transfer is then setup via specifying the appropriate command (write to host computer), the source address within the cache memory 13, the quantity of data words to be transferred (transfers are preferably in 4 byte increments), and the destination address on the host computer.
- the appropriate interrupt signals (respectively referred to as PCIRDINT# and PCIWRINT# ) are asserted to the DCE 12. Either of these interrupts are cleared by a corresponding interrupt service routines through a read or write to the appropriate address of the DCE 12.
- PCIRDINT# and PCIWRINT# the appropriate interrupt signals
- Data is normally received from the host computer in uncompressed (raw) format and is compressed by the DCE 12 and stored on the disk 11.
- Data blocks from the host are pre-specified in length and are typically handled in blocks that are a fixed multiplier higher than fractional or whole equivalents of tracks, e.g. Vz track, whole track, multiple tracks, etc. This multiplier is preferably derived from the expected average compression ratio that is selected when the disk is formatted with the virtual file management system.
- a bus DMA transfer is setup from the host bus 16 to the onboard cache memory 13.
- the bus interface controller 15 comprises integral DMA control that allows large block transfers from the host computer directly to the onboard cache 13 without intervention by the DCE 12.
- the bus interface controller 15 acts as a host computer Bus Master when executing such transfer.
- the data is read by the onboard DMA controller (residing on the DCE 12, for example) and placed into local memory for subsequent compression.
- the compressed data is then DMA transferred from the local memory of the DCE 12 back to the cache memory 13.
- data is DMA transferred via the disk controller 14 from the cache 13 to the disk 11.
- the data storage controller 10 initializes the onboard interfaces 14, 15 prior to release of the external host bus 16 from reset.
- the processor of the host computer requests initial data from the disk 11 to facilitate the computer's boot-up sequence.
- the host computer requests disk data over the Bus 16 via a command packet issued from the host computer.
- Command packets are preferably eight words long (in a preferred embodiment, each word comprises 32 bits). Commands are written from the host computer to the data storage controller 10 with the host computer as the Bus Master and the data storage controller 10 as the slave.
- the data storage controller 10 includes at least one Base Address Register (BAR) for decoding the address of a command queue of the data storage controller 10.
- the command queue resides within the cache 13 or within onboard memory of the DCE 12.
- an interrupt (referred to herein as PCICMDINT#) is generated to the DCE processor.
- PCICMDINT# an interrupt
- the eight-word command is read by the DCE 12 and placed into the command queue. Because the commands occupy a very small amount of memory, the location of the command queue is at the discretion of software and the associated system level performance considerations. Commands may be moved from the bus interface 16 to the command queue by wither explicit reads and writes by the DCE processor or, as explained below, by utilizing programmed DMA from an Enhanced DMA
- EDMA EDMA Controller
- the DCE 12, disk interface 14 and bus interface 15 commonly share the cache 13.
- the storage controller 10 preferably provides maximum system bandwidth by allowing simultaneous data transfers between the disk 12 and cache 13, the DCE 12 and the cache 13, and the expansion bus 16 and the cache 13. This is realized by employing an integral DMA (direct memory access) protocol that allows the DCE 12, disk interface 14 and bus interface 15 to transfer data without interrupting or interfering with other ongoing processes.
- an integral bandwidth allocation controller (or arbitrator) is preferably employed to allow the DCE 12, disk controller 14, and bus interface 15 to access the onboard cache with a bandwidth proportional to the overall bandwidth of the respective interface or processing element.
- the bandwidth arbitration occurs transparently and does not introduce latency in memory accesses.
- Bandwidth division is preferably performed with a high degree of granularity to minimize the size of requisite onboard buffers to synchronize data from the disk interface 14 and bus interface 15. It is to be appreciated that the implementation of a storage controller according to the present invention significantly accelerates the performance of a computer system and significantly increases hard disk data storage capacity.
- the storage controller provides: (1) an increase of n:l in disk storage capacity(for example, assuming a compression ration of 3 : 1 , a 20 gigabyte hard drive effectively becomes a 60 gigabyte hard drive) (2) a significant decrease in the computer boot- up time (turn-on and operating system load) and the time for loading application software and (3) User data storage and retrieval is increased by a factor of n:l.
- a block diagram illustrates a data storage controller 20 according to another embodiment of the present invention. More specifically, Fig. 2 illustrates a PCB (printed circuit board) implementation of the data storage controller 10 of Fig. 1.
- the storage controller 20 comprises a DSP (digital signal processor) 21 (or any other micro-processor device) that implements the DCE 12 of Fig. 1.
- the storage controller 20 further comprises at least one programmable logic device 22 (or volatile logic device).
- the programmable logic device 22 preferably implements the logic (program code) for instantiating and driving both the disk interface 14 and the bus interface 15 and for providing full DMA capability for the disk and bus interfaces 14, 15.
- the DSP 21 initializes and programs the programmable logic device 22 before the completion of initialization of the host computer.
- This advantageously allows the data storage controller 20 to be ready to accept and process commands from the host computer (via the bus 16) and retrieve boot data from the disk (assuming the data storage controller 20 is implemented as the boot device and the hard disk stores the boot data (e.g., operating system, etc.)).
- the data storage controller 20 further comprises a plurality of memory devices including a RAM (random access memory) device 23 and a ROM (read only memory) device 24 (or FLASH memory or other types of non-volatile memory).
- the RAM device 23 is utilized as on-board cache and is preferably implemented as SDRAM (preferably, 32 megabytes minimum).
- the ROM device 24 is utilized for non-volatile storage of logic code associated with the DSP 21 and configuration data used by the DSP 21 to program the programmable logic device 22.
- the ROM device 24 preferably comprises a one time (erasable) programmable memory (OTP-EPROM) device.
- the DSP 21 is operatively connected to the memory devices 23, 24 and the programmable logic device 22 via a local bus 25.
- the DSP 21 is also operatively connected to the programmable logic device 22 via an independent control bus 26.
- the programmable logic device 22 provides data flow control between the DSP 21 and the host computer system attached to the bus 16, as well as data flow control between the DSP 21 and the storage device (via interface 14).
- a plurality of external I/O ports 27 are included for data transmission and/or loading of the programmable logic device 22.
- the disk interface 14 driven by the programmable logic device 22 supports a plurality of hard drives.
- the storage controller 20 further comprises computer reset and power up circuitry 28 (or "boot configuration circuit") for controlling initialization (either cold or warm boots) of the host computer system and storage controller 20.
- boot configuration circuit or preferred computer initialization systems and protocols are described in PCT
- the boot configuration circuit 28 is employed for controlling the initializing and programming the programmable logic device 22 during configuration of the host computer system (i.e., while the CPU of the host is held in reset).
- the boot configuration circuit 28 ensures that the programmable logic device 22 (and possibly other volatile or partially volatile logic devices) is initialized and programmed before the bus 16 (such as a PCI bus) is fully reset.
- the boot configuration circuit 28 when power is first applied to the boot configuration circuit 28, the boot configuration circuit 28 generates a control signal to reset the local system (e.g., storage controller 20) devices such as a DSP, memory, and I/O interfaces.
- the controlling device such as the DSP 21
- the DSP 21 of the disk storage controller 20 would sense that the data storage controller 20 is on a PCI computer bus (expansion bus) and has attached to it a hard disk on an IDE interface.
- the DSP 21 would then load the appropriate PCI and IDE interfaces into the programmable logic device 22 prior to completion of the host system reset.
- boot device controller is reset and ready to accept commands over the computer/expansion bus 16. Details of the boot process using a boot device comprising a programmable logic device will be provided below.
- the data storage controller 20 may be utilized as a controller for transmitting data (compressed or uncompressed) to and from remote locations over the DSP I/O ports 27 or system bus 16, for example.
- the I/O ports 27 of the DSP 21 may be used for transmitting data (compressed or uncompressed) that is either retrieved from the disk 11 or received from the host system via the bus 16, to remote locations for processing and/or storage.
- the I/O ports may be operatively connected to other data storage controllers or to a network communication channels.
- the data storage controller 20 may receive data (compressed or uncompressed) over the I/O ports 27 of the DSP 21 from remote systems that are connected to the I/O ports 27 of the DSP, for local processing by the data storage controller 20.
- a remote system may remotely access the data storage controller (via the I/O ports of the DSP or system bus 16) to utilize the data compression, in which case the data storage controller would transmit the compressed data back to the system that requested compression.
- the DSP 21 may comprise any suitable commercially available DSP or processor.
- the data storage controller 20 utilizes a DSP from Texas Instruments' 320 series, C62x family, of DSPs (such as TMS320C6211GFN-150), although any other DSP or processor comprising a similar architecture and providing similar functionalities may be employed.
- the preferred DSP is capable of up to 1.2 billion instructions per second. Additional features of the preferred DSP include a highly parallel eight processor single cycle instruction execution, onboard 4K byte LIP Program Cache, 4K LID Data Cache, and 64K byte Unified L2 Program/Data Cache.
- the preferred DSP further comprises a 32 bit External Memory Interface (EMIF) that provides for a glueless interface to the RAM 23 and the nonvolatile memory 24 (ROM).
- the DSP further comprises two multi-channel buffered serial ports (McBSPs) and two 32 bit general purpose timers.
- the storage controller 20 is capable of disabling the I/O capability of these devices and utilizing the I/O ports of the DSP as general purpose I/O for programming the programmable logic device 22 using a strobed eight bit interface and signaling via a Light Emitting Diode (LED).
- LED Light Emitting Diode
- Ancillary DSP features include a 16 bit Host Port Interface and full JTAG emulation capability for development support.
- the programmable logic device 22 may comprise any form of volatile or non-volatile memory.
- the programmable logic device 22 comprises a dynamically reprogrammable FPGA (field programmable gate array) such as the commercially available Xilinx Spartan Series XCS40XL-PQ240-5 FPGA.
- FPGA field programmable gate array
- the FPGA instantiates and drives the disk and bus interfaces 14, 15.
- the non-volatile memory device 24 preferably comprises a 128 Kbyte M27W101- 80K one time (erasable) programmable read only memory, although other suitable nonvolatile storage devices may be employed.
- the non-volatile memory device 24 is decoded at a designated memory space in the DSP 21.
- the non-volatile memory device 24 stores the logic for the DSP 21 and configuration data for the programmable logic device 22. More specifically, in a preferred embodiment, the lower 80 Kbytes of the non-volatile memory device 24 are utilized for storing DSP program code, wherein the first Ik bytes are utilized for the DSP's boot loader.
- the first IK of memory of the non-volatile memory device 24 is copied into an internal RAM of the DSP 21 by e.g., the DSP's Enhanced DMA Controller (EDMA).
- EDMA Enhanced DMA Controller
- the boot process begins when the CPU of the host system is released from external reset, the transfer of the boot code into the DSP and the DSP's initialization of the programmable logic device actually occurs while the CPU of the host system is held in reset.
- the DSP executes the boot loader code and continues thereafter with executing the remainder of the code in non- volatile memory device to program the programmable logic device 22.
- the upper 48K bytes of the non-volatile memory device 24 are utilized for storing configuration data associated with the programmable logic device 22.
- the data storage controller 20 is employed as the primary boot storage device for the host computer, the logic for instantiating and driving the disk and bus interfaces 14, 15 should be stored on the data storage controller 20 (although such code may be stored in remotely accessible memory locations) and loaded prior to release of the host system bus 16 from "reset". For instance, revision 2.2 of the PCI Local Bus specification calls for a typical delay of 100msec from power-stable before release of PCI Reset. In practice this delay is currently 200msec although this varies amongst computer manufacturers. A detailed discussion of the power-on sequencing and boot operation of the data storage controller 20 will be provided below.
- Fig. 3 illustrates another embodiment of a data storage controller 35 wherein the data ,storage controller 35 is embedded within the motherboard of the host computer system.
- This architecture provides the same functionality as the system of Fig. 2, and also adds the cost advantage of being embedded on the host motherboard.
- the system comprises additional RAM and ROM memory devices 23a, 24a, operatively connected to the DSP 21 via a local bus 25 a.
- Fig. 4 illustrates another embodiment of a data storage controller.
- the data storage controller 40 comprises a PCB implementation that is capable of supporting RAID levels 0, 1 and 5. This architecture is similar to those of Fig. 1 and 2, except that a plurality of programmable logic devices 22, 22a are utilized.
- the programmable logic device 22 is dedicated to controlling the bus interface 15.
- the programmable logic device 22a is dedicated to controlling a plurality of disk interfaces 14, preferably three interfaces. Each disk interface 14 can connect up to two drives.
- the DSP in conjunction with the programmable logic device 22a can operate at RAID level 0, 1 or 5. At RAID level 0, which is disk striping, two interfaces are required. This is also true for RAID level 1, which is disk mirroring. At RAID level 5, all three interfaces are required.
- Fig. 5 illustrates another embodiment of a data storage controller according to the present invention.
- the data storage controller 45 provides the same functionality as that of Figure 4, and has the cost advantage of being embedded within the computer system motherboard. II. Initializing A Programmable Logic Device
- the data storage controller 20 preferably employs an onboard Texas Instruments TMS320C6211 Digital Signal Processor (DSP) to program the onboard Xilinx Spartan Series XCS40XL FPGA upon power-up or system level PCI reset.
- DSP Digital Signal Processor
- the onboard boot configuration circuit 28 ensures that from system power-up and/or the assertion of a bus reset (e.g., PCI reset), the DSP 21 is allotted a predetermined amount of time (preferably a minimum of 10msec) to boot the DSP 21 and load the programmable logic device 22.
- an "Express Mode" programming mode for configuring the SpartanXL family XCS40XL device is preferably employed.
- the XCS40XL is factory set to byte-wide Express-Mode programming by setting both the M1/M0 bits of the XCS40XL to 0x0.
- the DSP 21 is programmed to utilize its serial ports reconfigured as general purpose I/O. However, after the logic device 22 is programmed, the DSP 21 may then reconfigure its serial ports for use with other devices.
- using the same DSP ports for multiple purposes affords greater flexibility while minimizing hardware resources and thus reducing product cost.
- the volatile nature of the logic device 22 effectively affords the ability to have an unlimited number of hardware interfaces. Any number of programs for execution by the programmable logic device 22 can be kept in an accessible memory location (EPROM, hard disk, or other storage device). Each program can contain new disk interfaces, interface modes or subsets thereof. When necessary, the DSP 21 can clear the interface currently residing in the logic device 22 and reprogram it with a new interface. This feature allows the data storage controller 20 to have compatibility with a large number of interfaces while minimizing hardware resources and thus reducing product cost.
- a preferred protocol for programming the programmable logic device can be summarized in the following steps: (1) Clearing the configuration memory; (2) Initialization; (3) Configuration; and (4) Start-Up.
- the host computer is first powered-up or a power failure and subsequent recovery occurs (cold boot), or a front panel computer reset is initiated (warm boot), the host computer asserts RST# (reset) on the
- the data storage controller 20 preferably comprises a boot configuration circuit 28 that senses initial host computer power turn-on and/or assertion of a PCI Bus Reset ("PCI RST#"). It is important to note that assuming the data storage controller 20 is utilized in the computer boot-up sequence, it should be available exactly 5 clock cycles after the PCI RST# is deasserted, as per PCI Bus Specification Revision 2.2. While exact timings vary from computer to computer, the typical PCI bus reset is asserted for approximately 200msec from initial power turn-on.
- PCI Bus Reset PCI Bus Reset
- PCI RST# is asserted as soon as the computer's power exceeds a nominal threshold of about lvolt (although this varies) and remains asserted for 200msec thereafter.
- Power failure detection of the 5volt or 3.3 volt bus typically resets the entire computer as if it is an initial power-up event (i.e., cold boot).
- Front panel resets warm boots are more troublesome and are derived from a debounced push-button switch input.
- Typical front panel reset times are a minimum of 20msec, although again the only governing specification limit is 1msec reset pulse width.
- the boot configuration circuit 20 preferably comprises a state machine output signal that is readable by the DSP 21 to ascertain the type of boot process requested. For example, with a front-panel reset (warm boot), the power remains stable on the PCI Bus, thus the programmable logic device 22 should not require reloading.
- a flow diagram illustrates a method for initializing the programmable logic device 22 according to one aspect of the invention.
- the DSP 21 is reset by asserting a DSP reset signal (step 50).
- the DSP reset signal is generated by the boot circuit configuration circuit 28 (as described in the PCT International Application No.
- the DSP reset signal is asserted (e.g., active low)
- the DSP is held in reset and is initialized to a prescribed state.
- the logic code for the DSP (referred to as the "boot loader") is copied from the non-volatile logic device 24 into memory residing in the DSP 21 (step 51). This allows the DSP to execute the initialization of the programmable logic device 22.
- the lower IK bytes of EPROM memory is copied to the first Ik bytes of DSP's low memory (0x0000 0000 through 0x0000 03FF).
- the memory mapping of the DSP 21 maps the CE1 memory space located at 0x9000 0000 through 0x9001 FFFF with the OTP EPROM.
- this ROM boot process is executed by the EDMA controller of the DSP. It is to be understood, however, that the EDMA controller may be instantiated in the programmable logic device (Xilinx), or shared between the DSP and programmable logic device.
- the DSP 21 After the logic is loaded in the DSP 21, the DSP 21 begins execution out of the lower IK bytes of memory (step 52). In a preferred embodiment, the DSP 21 initializes with at least the functionality to read EPROM Memory (CE1) space. Then, as described above, the DSP preferably configures its serial ports as general purpose I/O (step 53). Next, the DSP 21 will initialize the programmable logic device 22 using one or more suitable control signals, (step 54). After initialization, the DSP 21 begins reading the configuration data of the programmable logic device 22 from the non-volatile memory 24 (step 55). This process begins with clearing a Data Byte Counter and then reading the first data byte beginning at a prespecified memory location in the non- volatile memory 24 (step 56).
- CE1 EPROM Memory
- the first output byte is loaded into the DSP's I/O locations with LSB at DO and MSB at D7 (step 57).
- a prespecified time delay e.g., 5usec
- this time delay should be of a duration at least equal to the internal setup time of the programmable logic device 22 from completion of initialization.
- step 60 a determination is made as to whether the Data Byte Counter is less than a prespecified value (step 60). If the Data Byte Counter is less than the prespecified value (affirmative determination in step 60), the next successive data byte for the programmable logic device 22 is read from the non-volatile memory 24 (step 61) and the Data Byte Counter is incremented (step 62).
- the read data byte is loaded into the I/O of the DSP (step 63).
- a time delay of, e.g., 20 nsec is allowed to expire before the data byte is latched to the programmable logic device to ensure that a minimum data set-up time to the programmable logic device 21 is observed (step 64) and the process is repeated (return to step 60).
- steps 60-64 may be performed while the current data byte is being latched to the programmable logic device. This provides "pipeline" programming of the logic device 22 and minimizes programming duration.
- step 6b the last data byte is read from the non-volatile memory and latched to the programmable logic device 22, and the DSP 21 will then poll a control signal generated by the programmable logic device 22 to ensure that the programming of the logic device 22 is successful (step 65). If programming is complete (affirmative determination in step 66), the process continues with the remainder of the data storage controller initialization (step 67). Otherwise, a timeout occurs (step 68) and upon expiration of the timeout, an error signal is provided and the programming process is repeated (step 69).
- the data storage controller 20 utilizes a plurality of commands to implement the data storage, retrieval, and disk maintenance functions described herein.
- Each command preferably comprises eight thirty-two bit data words stored and transmitted in little endian format.
- the commands include: Read Disk Data; Write Disk Data; and Copy Disk Data, for example.
- a preferred format for the "Read Disk Data" command is:
- the host computer commands the data storage controller 20 over the PCI Bus 16, for example.
- the host computer issues a PCI Bus Reset with a minimum pulse width of 100msec (in accordance with PCI Bus Specification Revision 2.2).
- PCI Bus Reset with a minimum pulse width of 100msec (in accordance with PCI Bus Specification Revision 2.2).
- the data storage controller 20 is fully initialized and waiting for completion of the PCI configuration cycle.
- the data storage controller will wait in an idle state for the first disk command.
- the host operating system may issue a command to the data storage controller 20 to store, retrieve, or copy specific logical data blocks.
- Each command is transmitted over the PCI Bus 16 at the Address assigned to the Base Address Register (BAR) of the data storage controller 20.
- BAR Base Address Register
- the commands issued by the host system to the data storage controller and the data transmitted to and from the data storage controller are preferably communicated via a 32 bit, 33MHz, PCI Data Bus.
- the PCI Interface is preferably housed within the onboard Xilinx Spartan XCS40XL-5 40,000 field programmable gate array which instantiates a PCI 32, 32 Bit, 33MHz PCI Bus Interface (as per PCI Bus Revision 2.2).
- the PCI Bus interface operates in Slave Mode when receiving commands and as a Bus Master when reading or writing data.
- the source and destination for all data is specified within each command packet.
- the Enhanced Direct Memory Access (EDMA) Controller of the DSP (or the Xilinx) utilizes two Control Registers, a 16 Word Data Write to PCI Bus FIFO, a 16 Word Data Read From PCI Bus FIFO, and a PCI Data Interrupt (PCIDATINT).
- the 32 Bit PCI Address Register holds either the starting Source Address for data storage controller Disk Writes where data is read from the PCI Bus, or the starting Destination Address for data storage controller Disk Reads where data is written to the PCI Bus.
- the second control register is a PCI Count Register that specifies the direction of the data transfer along with the number of 32 bit Data words to be written to or from the PCI bus.
- Data is written to the PCI Bus from the DSP via a 16 Word PCI Data Write FIFO located within a prespecified address range. Data writes from the DSP to anywhere within the address range place that data word in the next available location within the FIFO. Data is read from the PCI Bus to the DSP via a 16 Word PCI Data Read FIFO located within a prespecified address range and data read by the DSP from anywhere within this address range provides the next data word from the FIFO.
- RST# PCI Bus Reset signal
- the data storage controller is a PCI Target (Slave) Device. Commands are preferably fixed in length at exactly 8 (thirty-two bit) words long. Commands are written from the host computer to the data storage controller via the PCI Bus utilizing the data storage controller's Base Address Register 0 (BAR0).
- BAR0 Base Address Register 0
- the PCI Bus Reset initially sets the Command FIFO's Counter to zero and also signals the Xilinx's PCI Bus State Controller that the Command FIFO is empty and enable to accept a command.
- the data word is accepted from PCI Bus and placed in the next available memory position within the Command FIFO.
- the PCI Bus State Controller is automatically set to Target Abort (within same PCI Transaction) or Disconnect Without Data for all subsequent PCI transactions that try to writes to BARO. This automatic setting is the responsibility of the Xilinx PCI Data Interface.
- the PCI Command FIFO State Controller then asserts the Command Available Interrupt to the DSP.
- the DSP services the Command Available Interrupt by reading the command data from a prespecified address range. It should be noted that the command FIFO is read sequentially from any data access that reads data within such address range. It is the responsibility of the DSP to understand that the data is read sequentially from any order of accesses within the data range and should thus be stored accordingly.
- the DSP Upon completion of the Command Available Interrupt Service Routine the DSP executes a memory read or write to desired location within the PCI Control Register Space mapped into the DSP's CE3 (Xilinx) memory space. This resets the Command FIFO Counter back to zero. Next, the DSP executes a memory read or write to location in the DSP Memory Space that clears the Command Available Interrupt. Nested interrupts are not possible since the PCI Bus State Machine is not yet able to accept any Command Data at BARO. Once the Command Available Interrupt routine has cleared the interrupt and exited, the DSP may then enable the PCI State Machine to accept a new command by reading or writing to PCI Command Enable location within the PCI Command FIFO Control Register Space.
- a preferred architecture has been selected to enable the data storage controller to operate on one command at a time or to accept multiple prioritized commands in future implementations. Specifically, the decoupling of the Command Available Interrupt Service Routine from the PCI State Machine that accepts Commands at BARO enables the DSP's
- operating system kernel to accept additional commands at any time by software command.
- a command is accepted, the Command Available Interrupt Cleared, and the Command executed by the data storage controller in PCI Master Mode prior to the enabling of the PCI State machine to accept new commands.
- the "operating system kernel” may elect to immediately accept new commands or defer the acceptance of new commands based upon any software implemented decision criteria.
- the O/S code might only allow a pre-specified number of commands to be queued.
- commands might only be accepted during processor idle time or when the DSP is not executing time critical (i.e. highly pipelined) compress/decompress routines.
- various processes are enabled based upon a pre-emptive prioritized based scheduling system.
- the data storage controller retrieves commands from the input command FIFO in 8 thirty-two bit word packets.
- a command's checksum value is computed to verify the integrity of the data command and associated parameters. If the checksum fails, the host computer is notified of the command packet that failed utilizing the Command Protocol Error Handler. Once the checksum is verified the command type and associated parameters are utilized as an offset into the command "pointer" table or any other suitable command/data structure that transfers control to the appropriate command execution routine.
- Commands are executed by the data storage controller with the data storage controller acting as a PCI Master. This is in direct contrast to command acceptance where the data storage controller acts as a PCI Slave.
- PCI Bus Master When acting as a PCI Bus Master, the data storage
- the PCI Data FIFO is 64 (thirty-two bit) words deep and may be utilized for either data reads or data writes from the DSP to the PCI Bus, but not both simultaneously.
- the DSP For data to be written from the data storage controller to the Host Computer, the DSP must first write the output data to the PCI Bus Data FIFO.
- the Data FIFO is commanded to PCI Bus Data Write Mode by writing to a desired location within the Xilinx (CE3) PCI Control Register Space.
- CE3 Xilinx
- PCI Bus Reset the default state for the PCI Data FIFO is write mode and the PCI Data FIFO Available Interrupt is cleared.
- the PCI Data FIFO Available Interrupt should also be software cleared by writing to a prespecified location.
- the first task for the data storage controller is for system boot-up or application code to be downloaded from disk.
- PCI Data Read Mode is commanded by writing to location BFFO 0104.
- the PCI Bus Reset initializes the Data FIFO Pointer to the first data of the 64 data words within the FIFO. However this pointer should always be explicitly initialized by a memory write to location BFFO 0108. This ensures that the first data word written to the FIFO by the DSP performing the data write anywhere in address range B000
- the PCI Bus Address is thirty-two bits wide, although future PCI bus implementations may utilize multiword addressing and/or significantly larger (64 bit & up) address widths.
- the single thirty-two bit address word is written by the DSP to a prespecified memory location in the PCI Control Register Space.
- PCI Bus Data Write transaction is initiated by writing the PCI Data FIFO word count to a prespecified memory address.
- the word count value is always decimal 64 or less (0x3F).
- the count register is written the value is automatically transferred to the PCI Controller for executing the PCI Bus Master writes.
- PCI Data FIFO Available Interrupt When the PCI Bus has completed the transfer of all data words within the PCI Data FIFO the PCI Data FIFO Available Interrupt is set. The DSP PCI Data FIFO Available Interrupt handler will then check to see if additional data is waiting or expected to be written to the PCI Data Bus. If additional data is required the interrupt is cleared and the data transfer process repeats. If no additional data is required to be transferred then the interrupt is cleared and the routine must exit to a system state controller. For example, if the command is complete then master mode must be disabled and then slave mode (command mode) enabled - assuming a single command by command execution data storage controller.
- the DSP For data to be read by the data storage controller from the Host Computer, the DSP must command the PCI Bus with the address and quantity of data to be received.
- the PCI Data FIFO is commanded to PCI Bus Data Read Mode by writing to a desired location within the Xilinx (CE3) PCI Control Register Space.
- PCI Bus Reset the default state for the PCI Data FIFO is Write Mode and the PCI Data FIFO Full Interrupt is cleared.
- the PCI Data FIFO Full Interrupt should also be cleared via software by writing to such location.
- the PCI Bus Reset also initializes the PCI Data FIFO Pointer to the first data word of the available 64 data words within the FIFO. However this pointer should always be explicitly initialized by a memory write to prespecified location.
- the Xilinx PCI Bus Controller For data to be read from the PCI Bus by the data storage controller, the Xilinx PCI Bus Controller requires the address of the PCI Target along with the number of data words to be received.
- the PCI Bus Address is thirty-two bits wide, although future PCI bus implementations may utilize multiword addressing and/or significantly larger (64 bit & up) address widths. The single thirty-two bit address word is written by the DSP to prespecified memory location in the PCI Control Register Space.
- PCI Bus Data Read transaction is initiated by writing the PCI Data FIFO word count to prespecified memory address.
- the word count value is always decimal 64 or less (0x3F).
- the count register is written the value is automatically transferred to the PCI Controller for executing the PCI Bus Master Read.
- Interrupt is set.
- the DSP PCI Data FIFO Full Interrupt handler will then check to see if additional data is waiting or expected to be read from the PCI Data Bus. If additional data is required the interrupt is cleared and the data receipt process repeats. If no additional data is required to be transferred, then the interrupt is cleared and the routine exits to a system state controller. For example, if the command is complete then master mode must be disabled and then slave mode (command mode) enabled - assuming a single command by command execution data storage controller.
- the onboard cache of the data storage controller is shared by the DSP, Disk Interface, and PCI Bus.
- the best case, maximum bandwidth for the SDRAM memory is 70 megawords per second, or equivalently, 280 megabytes per second.
- the 32 bit PCI Bus interface has a best case bandwidth of 132 megabytes per second, or equivalently 33 megawords per second. In current practice, this bandwidth is only achieved in short bursts.
- the granularity of PCI data bursts to/from the data storage controller is governed by the PCI Bus interface data buffer depth of sixteen words (64 bytes).
- the time division multiplexing nature of the current PCI Data Transfer Buffering methodology cuts the sustained PCI bandwidth down to 66 megabytes/second.
- Data is transferred across the ultraDMA disk interface at a maximum burst rate of 66 megabytes/second. It should be noted that the burst rate is only achieved with disks that contain onboard cache memory. Currently this is becoming more and more popular within the industry. However assuming a disk cache miss, the maximum transfer rates from current disk drives is approximately six megabytes per second. Allotting for technology improvements over time, the data storage controller has been designed for a maximum sustained disk data rate of 20 megabytes second (5 megawords/second). A design challenge is created by the need for continuous access to the SDRAM memory. Disks are physical devices and it is necessary to continuously read data from disk and place it into memory, otherwise the disk will incur a full rotational latency prior to continuing the read transaction.
- the DSP services request for its external bus from two requestors, the Enhanced Direct Memory Access (EDMA) Controller and an external shared memory device controller.
- the DSP can typically utilize the full 280 megabytes of bus bandwidth on an 8k through 64K byte (2k word through 16k word) burst basis. It should be noted that the DSRA does not utilize the SDRAM memory for interim processing storage, and as such only utilizes bandwidth in direct proportion to disk read and write commands.
- SDRAM memory This data is then DMA transferred by the DSP into onboard DSP memory, processed, and re transferred back to SDRAM in decompressed format (3 words for every one word in). Finally the data is read from SDRAM by the PCI Bus Controller and placed into host computer memory. This equates to eight SDRAM accesses, one write from disk, one read by the DSP, three writes by the DSP and three by the PCI Bus. Disk write transactions similarly require eight SDRAM accesses, three from the PCI, three DSP reads, one DSP write, and one to the disk.
- K 2(A+B).
- each ratio may all be scaled by a constant in order to most effectively utilize the bandwidths of the internal busses and external interfaces.
- each ratio can be scale by an adjustment factor based upon the time required to complete individual cycles. For example if PCI Bus interface takes 20% longer than all other cycles, the PCI time slice should be adjusted longer accordingly.
- the boot device controller will wait for a command over the computer bus (such as PCI). Since the boot device controller will typically be reset prior to bus reset and before the computer bus starts sending commands, this wait period is unproductive time. The initial bus commands inevitably instruct the boot device controller to retrieve data from the boot device (such as a disk) for the operating system. Since most boot devices are relatively slow compared to the speed of most computer busses, a long delay is seen by the computer user. This is evident in the time it takes for a typical computer to boot.
- a data storage controller may employ a technique of data preloading to decrease the computer system boot time.
- the data storage controller Upon host system power-up or reset, the data storage controller will perform a self-diagnostic and program the programmable logic device (as discussed above) prior to completion of the host system reset (e.g., PCI bus reset) so that the logic device can accept PCI Bus commands after system reset.
- the data storage controller can proceed to pre-load the portions of the computer operating system from the boot device (e.g., hard disk) into the on-board cache memory. The data storage controller preloads the needed sectors of data in the order in which they will be needed.
- the boot device controller Since the same portions of the operating system must be loaded upon each boot process, it is advantageous for the boot device controller to preload such portions and not wait until it is commanded to load the operating system.
- the data storage controller employs a dedicated IO channel of the DSP (with or without data compression) to pre-load computer operating systems and applications.
- the data will already be available in the cache memory of the data storage controller.
- the data storage controller will then be able to instantly start transmitting the data to the system bus.
- the data Before transmission to the bus, if the was stored in compressed format on the boot device, the data will be decompressed. The process of preloading required (compressed) portions of the operating system significantly reduces the computer boot process time.
- the data storage controller could also preload other data that the user would likely want to use at startup.
- An example of this would be a frequently used application such as a word processor and any number of document files.
- One technique utilizes a custom utility program that would allow the user to specify what applications/data should be preloaded.
- Another technique (illustrated by the flow diagram of Figs. 7a and 7b) that may be employed comprises an automatic process that requires no input from the user.
- the data storage controller maintain a list comprising the data associated with the first series of data requests received by the data storage controller by the host system after a power-on / reset.
- the data storage controller will receive requests for the boot data (step 70).
- the data storage controller will retrieve the requested boot data from the boot device (e.g., hard disk) in the local cache memory (step 71).
- the data storage controller will record the requested data block number in a list (step 72).
- the data storage controller will record the data block number of each data block requested by the host computer during the boot process (repeat steps 70-72).
- the data storage controller will store the data list on the boot device (or other storage device) (step 74).
- the data storage controller would retrieve and read the stored list (step 76) and proceed to preload the boot data specified on the list (i.e., the data associated with the expected data requests) into the onboard cache memory (step 77).
- the preloading process may be completed prior to commencement of the boot process, or continued after the boot process begins (in which case booting and preloading are performed simultaneously).
- step 78 the storage controller is initialized and the system bus reset is deasserted
- the data storage controller will receive requests for boot data (step 79). If the host computer issues a request for boot data that is pre-loaded in the local memory of the data storage controller (affirmative result in step 80), the request is immediately serviced using the preloaded boot data (step 81). If the host computer issues a request for boot data that is not preloaded in the local memory of the data storage controller (negative determination in step 80), the controller will retrieve the requested data from the boot device, store the data in the local memory, and then deliver the requested boot data to the computer bus (step 82).
- the data storage controller would update the boot data list by recording any changes in the actual data requests as compared to the expected data requests already stored in the list (step 83). Then, upon the next boot sequence, the boot device controller would pre-load that data into the local cache memory along with the other boot data previously on the list.
- step 84 if no request is made by the host computer for a data block that was pre-loaded into the local memory of the data storage controller (affirmative result in step 84), then the boot data list will be updated by removing the non-requested data block from the list (step 85). Thereafter, upon the next boot sequence, the data storage controller will not pre-load that data into local memory.
- the data storage controller may employ a technique of data preloading to decrease the time to load application programs (referred to as "quick launch").
- quick launch a technique of data preloading to decrease the time to load application programs
- the file system reads the first few blocks of the file off the disk, and then the portion of the loaded software will request via the file system what additional data it needs from the disk.
- a user may open a spreadsheet program, and the program may be configured to always load a company spreadsheet each time the program is started.
- the company spreadsheet may require data from other spreadsheet files.
- the data storage controller may be configured to "remember" what data is typically loaded following the launch of the spreadsheet program, for example.
- the data storage controller may then proceed to preload the company spreadsheet and all the necessary data in the order is which such data is needed. Once this is accomplished, the data storage controller can service read commands using the preloaded data. Before transmission to the bus, if the preloaded data was stored in compressed format, the data will be decompressed. The process of preloading (compressed) program data significantly reduces the time for launching an application.
- a custom utility program is employed that would allow the user to specify what applications should be made ready for quick launch.
- Figs. 8a and 8b comprise a flow diagram of a quick launch method according to one aspect of the present invention.
- the data storage controller maintains a list comprising the data associated with launching an application.
- the data storage controller will receive requests for the application data (step 90).
- the data storage controller will retrieve the requested application data from memory (e.g., hard disk) and store it in the local cache memory (step 91).
- the data storage controller will record the data block number of each data block requested by the host computer during the launch process (step 92).
- the data storage controller will store the data list in a designated memory location (step 94).
- the data storage controller upon each subsequent launch of the application (affirmative result in step 95), the data storage controller would retrieve and read the stored list (step 96) and then proceed to preload the application data specified on the list (i.e., the data associated with the expected data requests) into the onboard cache memory (step 97). During the application launch process, the data storage controller will receive requests for application data (step 98). If the host computer issues a request for application data that is pre-loaded in the local memory of the data storage controller (affirmative result in step 99), the request is immediately serviced using the preloaded data (step 100).
- the controller will retrieve the requested data from the hard disk memory, store the data in the local memory, and then deliver the requested application data to the computer bus (step 101).
- the data storage controller would update the application data list by recording any changes in the actual data requests as compared to the expected data requests already stored in the list (step 102).
- step 103 the application data list will be updated by removing the non-requested data block from the list (step 104). Thereafter, upon the next launch sequence for the given application, the data storage controller will not pre-load that data into local memory.
- the quick boot and quick launch methods described above are preferably implemented by a storage controller according to the present invention and may or may not utilize data compression/decompression by the DSP. However, it is to be understood that the quick boot and quick launch methods may be implemented by a separate device, processor, or system, or implemented in software. VII. Content Independent Data Compression
- any conventional compression/decompression system and method (which comply with the above mentioned constraints) may be employed in the data storage controller for providing accelerated data storage and retrieval in accordance with the present invention.
- the present invention employs the data compression/decompression techniques disclosed in U.S. Patent Application Serial No.
- FIG. 9 a detailed block diagram illustrates an exemplary data compression system 110 that may be employed herein. Details of this data compression system are provided in U.S. Patent Application Serial No. 09/210,491.
- the data compression system 110 accepts data blocks from an input data stream and stores the input data block in an input buffer or cache 115. It is to be understood that the system processes the input data stream in data blocks that may range in size from individual bits through complete files or collections of multiple files. Additionally, the input data block size may be fixed or variable.
- a counter 120 counts or otherwise enumerates the size of input data block in any convenient units including bits, bytes, words, and double words. It should be noted that the input buffer 115 and counter 120 are not required elements of the present invention.
- the input data buffer 115 may be provided for buffering the input data stream in order to output an uncompressed data stream in the event that, as discussed in further detail ' below, every encoder fails to achieve a level of compression that exceeds an a priori specified minimum compression ratio threshold.
- Data compression is performed by an encoder module 125 which may comprise a set of encoders El, E2, E3 ... En.
- the encoder module 125 successively receives as input each of the buffered input data blocks (or unbuffered input data blocks from the counter module 120). Data compression is performed by the encoder module 125 wherein each of the encoders El .... En processes a given input data block and outputs a corresponding set of encoded data blocks. It is to be appreciated that the system affords a user the option to enable/disable any one or more of the encoders El .... En prior to operation. As is understood by those skilled in the art, such feature allows the user to tailor the operation of the data compression system for specific applications. It is to be further appreciated that the encoding process may be performed either in parallel or sequentially.
- encoders El through En of encoder module 125 may operate in parallel (i.e., simultaneously processing a given input data block by utilizing task multiplexing on a single central processor, via dedicated hardware, by executing on a plurality of processor or dedicated hardware systems, or any combination thereof).
- encoders El through En may operate sequentially on a given unbuffered or buffered input data block. This process is intended to eliminate the complexity and additional processing overhead associated with multiplexing concurrent encoding techniques on a single central processor and/or dedicated hardware, set of central processors and/or dedicated hardware, or any achievable combination. It is to be further appreciated that encoders of the identical type may be applied in parallel to enhance encoding speed.
- encoder El may comprise two parallel Huffman encoders for parallel processing of an input data block.
- a buffer/counter module 130 is operatively connected to the encoder module 125 for buffering and counting the size of each of the encoded data blocks output from encoder module 125.
- the buffer/counter 130 comprises a plurality of buffer/counters BC1, BC2, BC3 ....BCn, each operatively associated with a corresponding one of the encoders El...En.
- the compression ratio module 135 compares each compression ratio with an ⁇ wwr/ ' -specified compression ratio threshold limit to determine if at least one of the encoded data blocks output from the enabled encoders El ...En achieves a compression that exceeds an a prior i- specified threshold.
- the threshold limit may be specified as any value inclusive of data expansion, no data compression or expansion, or any arbitrarily desired compression limit.
- a description module 138 operatively coupled to the compression ratio module 135, appends a corresponding compression type descriptor to each encoded data block which is selected for output so as to indicate the type of compression format of the encoded data block.
- a data compression type descriptor is defined as any recognizable data token or descriptor that indicates which data encoding technique has been applied to the data. It is to be understood that, since encoders of the identical type may be applied in parallel to enhance encoding speed (as discussed above), the data compression type descriptor identifies the corresponding encoding technique applied to the encoded data block, not necessarily the specific encoder. The encoded data block having the greatest compression ratio along with its corresponding data compression type descriptor is then output for subsequent data processing, storage, or transmittal. If there are no encoded data blocks having a compression ratio that exceeds the compression ratio threshold limit, then the original unencoded input data block is selected for output and a null data compression type descriptor is appended thereto.
- a null data compression type descriptor is defined as any recognizable data token or descriptor that indicates no data encoding has been applied to the input data block. Accordingly, the unencoded input data block with its corresponding null data compression type descriptor is then output for subsequent data processing, storage, or transmittal.
- a timer is included to measure the time elapsed during the encoding process against an ⁇ /jr orz ' -specified time limit. When the time limit expires, only the data output from those encoders (in the encoder module 125) that have completed the present encoding cycle are compared to determine the encoded data with the highest compression ratio.
- the time limit ensures that the real-time or pseudo real-time nature of the data encoding is preserved.
- the results from each encoder in the encoder module 125 may be buffered to allow additional encoders to be sequentially applied to the output of the previous encoder, yielding a more optimal lossless data compression ratio. Such techniques are discussed in greater detail in U.S. Patent Application Serial No. 09/210,491.
- the data compression engine 180 retrieves or otherwise accepts compressed data blocks from one or more data storage devices and inputs the data via a data storage interface. It is to be understood that the system processes the input data stream in data blocks that may range in size from individual bits through complete files or collections of multiple files. Additionally, the input data block size may be fixed or variable.
- the data decompression engine 180 comprises an input buffer 155 that receives as input an uncompressed or compressed data stream comprising one or more data blocks. The data blocks may range in size from individual bits through complete files or collections of multiple files.
- the data block size may be fixed or variable.
- the input data buffer 55 is preferably included (not required) to provide storage of input data for various hardware implementations.
- a descriptor extraction module 160 receives the buffered (or unbuffered) input data block and then parses, lexically, syntactically, or otherwise analyzes the input data block using methods known by those skilled in the art to extract the data compression type descriptor associated with the data block.
- the data compression type descriptor may possess values corresponding to null (no encoding applied), a single applied encoding technique, or multiple encoding techniques applied in a specific or random order (in accordance with the data compression system embodiments and methods discussed above).
- a decoder module 165 includes one or more decoders Dl...Dn for decoding the input data block using a decoder, set of decoders, or a sequential set of decoders corresponding to the extracted compression type descriptor.
- the decoders Dl...Dn may include those lossless encoding techniques currently well known within the art, including: run length, Huffman, Lempel-Ziv Dictionary Compression, arithmetic coding, data compaction, and data null suppression. Decoding techniques are selected based upon their ability to effectively decode the various different types of encoded input data generated by the data compression systems described above or originating from any other desired source.
- the decoder module 165 may include multiple decoders of the same type applied in parallel so as to reduce the data decoding time.
- An output data buffer or cache 170 may be included for buffering the decoded data block output from the decoder module 165.
- the output buffer 70 then provides data to the output data stream.
- the data compression system 180 may also include an input data counter and output data counter operatively coupled to the input and output, respectively, of the decoder module 165. In this manner, the compressed and corresponding decompressed data block may be counted to ensure that sufficient decompression is obtained for the input data block.
- the embodiment of the data decompression system 180 of FIG. 10 is exemplary of a preferred decompression system and method which may be implemented in the present invention, and that other data decompression systems and methods known to those skilled in the art may be employed for providing accelerated data retrieval in accordance with the teachings herein.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001236677A AU2001236677A1 (en) | 2000-02-03 | 2001-02-05 | Data storewidth accelerator |
EP01908852A EP1179194A1 (en) | 2000-02-03 | 2001-02-05 | Data store bandwidth accelerator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18011400P | 2000-02-03 | 2000-02-03 | |
US60/180,114 | 2000-02-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001057642A2 true WO2001057642A2 (en) | 2001-08-09 |
WO2001057642A3 WO2001057642A3 (en) | 2002-05-02 |
Family
ID=22659246
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/003712 WO2001057659A2 (en) | 2000-02-03 | 2001-02-05 | Systems and methods for computer initialization |
PCT/US2001/003711 WO2001057642A2 (en) | 2000-02-03 | 2001-02-05 | Data store bandwidth accelerator |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/003712 WO2001057659A2 (en) | 2000-02-03 | 2001-02-05 | Systems and methods for computer initialization |
Country Status (4)
Country | Link |
---|---|
US (9) | US20010047473A1 (en) |
EP (3) | EP2053498A3 (en) |
AU (2) | AU2001233322A1 (en) |
WO (2) | WO2001057659A2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013053544A1 (en) * | 2011-10-11 | 2013-04-18 | Siemens Aktiengesellschaft | Computer system and method |
US9143546B2 (en) | 2000-10-03 | 2015-09-22 | Realtime Data Llc | System and method for data feed acceleration and encryption |
US9667751B2 (en) | 2000-10-03 | 2017-05-30 | Realtime Data, Llc | Data feed acceleration |
US9762907B2 (en) | 2001-02-13 | 2017-09-12 | Realtime Adaptive Streaming, LLC | System and methods for video and audio data distribution |
US10019458B2 (en) | 1999-03-11 | 2018-07-10 | Realtime Data Llc | System and methods for accelerated data storage and retrieval |
US10033405B2 (en) | 1998-12-11 | 2018-07-24 | Realtime Data Llc | Data compression systems and method |
Families Citing this family (333)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW439380B (en) * | 1995-10-09 | 2001-06-07 | Hitachi Ltd | Terminal apparatus |
US9792308B2 (en) | 1998-12-11 | 2017-10-17 | Realtime Data, Llc | Content estimation data compression |
US6604158B1 (en) | 1999-03-11 | 2003-08-05 | Realtime Data, Llc | System and methods for accelerated data storage and retrieval |
JP3812928B2 (en) * | 1999-07-14 | 2006-08-23 | 株式会社日立製作所 | External storage device and information processing system |
EP1085396A1 (en) | 1999-09-17 | 2001-03-21 | Hewlett-Packard Company | Operation of trusted state in computing platform |
US20030191876A1 (en) * | 2000-02-03 | 2003-10-09 | Fallon James J. | Data storewidth accelerator |
US20010047473A1 (en) | 2000-02-03 | 2001-11-29 | Realtime Data, Llc | Systems and methods for computer initialization |
US7139743B2 (en) | 2000-04-07 | 2006-11-21 | Washington University | Associative database scanning and information retrieval using FPGA devices |
US8095508B2 (en) | 2000-04-07 | 2012-01-10 | Washington University | Intelligent data storage and processing using FPGA devices |
US6711558B1 (en) * | 2000-04-07 | 2004-03-23 | Washington University | Associative database scanning and information retrieval |
DE10037004B4 (en) * | 2000-07-29 | 2004-01-15 | Sms Demag Ag | Roll stand for belt edge-oriented shifting of the intermediate rolls in a 6-roll stand |
US20020016917A1 (en) * | 2000-08-04 | 2002-02-07 | Tomohiko Kitamura | System integrated circuit |
GB0020441D0 (en) * | 2000-08-18 | 2000-10-04 | Hewlett Packard Co | Performance of a service on a computing platform |
US7107378B1 (en) * | 2000-09-01 | 2006-09-12 | Sandisk Corporation | Cooperative interconnection and operation of a non-volatile memory card and an input-output card |
US7417568B2 (en) * | 2000-10-03 | 2008-08-26 | Realtime Data Llc | System and method for data feed acceleration and encryption |
GB2376763B (en) | 2001-06-19 | 2004-12-15 | Hewlett Packard Co | Demonstrating integrity of a compartment of a compartmented operating system |
GB0102518D0 (en) * | 2001-01-31 | 2001-03-21 | Hewlett Packard Co | Trusted operating system |
GB0102516D0 (en) * | 2001-01-31 | 2001-03-21 | Hewlett Packard Co | Trusted gateway system |
GB2372345A (en) * | 2001-02-17 | 2002-08-21 | Hewlett Packard Co | Secure email handling using a compartmented operating system |
GB2372592B (en) | 2001-02-23 | 2005-03-30 | Hewlett Packard Co | Information system |
GB2372595A (en) * | 2001-02-23 | 2002-08-28 | Hewlett Packard Co | Method of and apparatus for ascertaining the status of a data processing environment. |
GB2372593B (en) * | 2001-02-23 | 2005-05-18 | Hewlett Packard Co | Electronic communication |
US20020161978A1 (en) * | 2001-02-28 | 2002-10-31 | George Apostol | Multi-service system-on-chip including on-chip memory with multiple access path |
US7058779B1 (en) * | 2001-03-05 | 2006-06-06 | Advanced Micro Devices, Inc. | Computer system initialization via boot code stored in a non-volatile memory having an interface compatible with synchronous dynamic random access memory |
US7177344B2 (en) * | 2001-03-14 | 2007-02-13 | Mercury Computer Systems, Inc. | Wireless communication systems and methods for long-code communications for regenerative multiple user detection involving implicit waveform subtraction |
US20040170166A1 (en) * | 2001-05-24 | 2004-09-02 | Ron Cohen | Compression methods for packetized sonet/sdh payloads |
GB2376764B (en) * | 2001-06-19 | 2004-12-29 | Hewlett Packard Co | Multiple trusted computing environments |
GB0114898D0 (en) * | 2001-06-19 | 2001-08-08 | Hewlett Packard Co | Interaction with electronic services and markets |
GB2376761A (en) * | 2001-06-19 | 2002-12-24 | Hewlett Packard Co | An arrangement in which a process is run on a host operating system but may be switched to a guest system if it poses a security risk |
GB2376765B (en) * | 2001-06-19 | 2004-12-29 | Hewlett Packard Co | Multiple trusted computing environments with verifiable environment identities |
GB2376762A (en) * | 2001-06-19 | 2002-12-24 | Hewlett Packard Co | Renting a computing environment on a trusted computing platform |
GB2378013A (en) * | 2001-07-27 | 2003-01-29 | Hewlett Packard Co | Trusted computer platform audit system |
US7418344B2 (en) * | 2001-08-02 | 2008-08-26 | Sandisk Corporation | Removable computer with mass storage |
US7035965B2 (en) * | 2001-08-30 | 2006-04-25 | Micron Technology, Inc. | Flash memory with data decompression |
US20090006659A1 (en) * | 2001-10-19 | 2009-01-01 | Collins Jack M | Advanced mezzanine card for digital network data inspection |
US20090161568A1 (en) * | 2007-12-21 | 2009-06-25 | Charles Kastner | TCP data reassembly |
US7716330B2 (en) * | 2001-10-19 | 2010-05-11 | Global Velocity, Inc. | System and method for controlling transmission of data packets over an information network |
US7350206B2 (en) * | 2001-11-05 | 2008-03-25 | Hewlett-Packard Development Company, L.P. | Method to reduce provisioning time in shared storage systems by preemptive copying of images |
GB2382419B (en) * | 2001-11-22 | 2005-12-14 | Hewlett Packard Co | Apparatus and method for creating a trusted environment |
US20030135729A1 (en) * | 2001-12-14 | 2003-07-17 | I/O Integrity, Inc. | Apparatus and meta data caching method for optimizing server startup performance |
US20030142561A1 (en) * | 2001-12-14 | 2003-07-31 | I/O Integrity, Inc. | Apparatus and caching method for optimizing server startup performance |
JP2003187593A (en) * | 2001-12-19 | 2003-07-04 | Toshiba Corp | Semiconductor device and nonvolatile semiconductor memory |
WO2003071418A2 (en) * | 2002-01-18 | 2003-08-28 | Pact Xpp Technologies Ag | Method and device for partitioning large computer programs |
KR100464544B1 (en) * | 2002-02-05 | 2005-01-03 | 삼성전자주식회사 | Embedded device and method for initializing the same |
US7440774B2 (en) * | 2002-04-08 | 2008-10-21 | Socket Mobile, Inc. | Wireless enabled memory module |
DE10228064B4 (en) * | 2002-06-17 | 2005-08-11 | Robert Bosch Gmbh | Method, real-time computing device and initialization program for Teilinitialisierung a run on the computing device computer program |
US7299346B1 (en) | 2002-06-27 | 2007-11-20 | William K. Hollis | Method and apparatus to minimize computer apparatus initial program load and exit/shut down processing |
US7415519B2 (en) * | 2002-06-28 | 2008-08-19 | Lenovo (Singapore) Pte. Ltd. | System and method for prevention of boot storms in a computer network |
US7603406B2 (en) * | 2002-07-25 | 2009-10-13 | Sony Corporation | System and method for wireless software download and remote transaction settlement |
US7711844B2 (en) * | 2002-08-15 | 2010-05-04 | Washington University Of St. Louis | TCP-splitter: reliable packet monitoring methods and apparatus for high speed networks |
JP3979226B2 (en) * | 2002-08-23 | 2007-09-19 | ソニー株式会社 | Recording / reproducing apparatus, recording management method, recording medium, and program |
US20040059905A1 (en) * | 2002-09-19 | 2004-03-25 | Soulier George R. | Method and apparatus for short-power cycle detection |
US6795880B2 (en) * | 2002-11-05 | 2004-09-21 | Sbc Technology Resources, Inc. | System and method for processing high speed data |
US7367503B2 (en) | 2002-11-13 | 2008-05-06 | Sandisk Corporation | Universal non-volatile memory card used with various different standard cards containing a memory controller |
US20050055479A1 (en) * | 2002-11-21 | 2005-03-10 | Aviad Zer | Multi-module circuit card with inter-module direct memory access |
US8037229B2 (en) | 2002-11-21 | 2011-10-11 | Sandisk Technologies Inc. | Combination non-volatile memory and input-output card with direct memory access |
US7107369B2 (en) * | 2002-12-19 | 2006-09-12 | Intel Corporation | Connecting storage devices to a processor-based device |
US20040128627A1 (en) * | 2002-12-27 | 2004-07-01 | Zayas Fernando A. | Methods implementing multiple interfaces for a storage device using a single ASIC |
US7234159B1 (en) * | 2003-01-07 | 2007-06-19 | Altera Corporation | Method and apparatus for controlling evaluation of protected intellectual property in hardware |
US7305535B2 (en) * | 2003-04-17 | 2007-12-04 | Sandisk Corporation | Memory cards including a standard security function |
CN100454206C (en) * | 2003-04-17 | 2009-01-21 | 松下电器产业株式会社 | Start time reduction device and electronic device |
US7607000B1 (en) * | 2003-05-13 | 2009-10-20 | Apple Inc. | Method for booting an operating system |
US10572824B2 (en) | 2003-05-23 | 2020-02-25 | Ip Reservoir, Llc | System and method for low latency multi-functional pipeline with correlation logic and selectively activated/deactivated pipelined data processing engines |
EP2511787B1 (en) | 2003-05-23 | 2017-09-20 | IP Reservoir, LLC | Data decompression and search using FPGA devices |
US7243245B2 (en) | 2003-06-20 | 2007-07-10 | International Business Machines Corporation | Method and system for performing automatic startup application launch elimination |
US7119808B2 (en) * | 2003-07-15 | 2006-10-10 | Alienware Labs Corp. | Multiple parallel processor computer graphics system |
US20080211816A1 (en) * | 2003-07-15 | 2008-09-04 | Alienware Labs. Corp. | Multiple parallel processor computer graphics system |
US20050021922A1 (en) * | 2003-07-22 | 2005-01-27 | Munguia Peter R. | Programmable chip select |
JP2005084898A (en) * | 2003-09-08 | 2005-03-31 | Brother Ind Ltd | Print data processing system and program for this system |
US7782325B2 (en) * | 2003-10-22 | 2010-08-24 | Alienware Labs Corporation | Motherboard for supporting multiple graphics cards |
US7216222B2 (en) * | 2003-10-30 | 2007-05-08 | Texas Memory Systems, Inc. | System and method for writing data from a storage means to a memory module in a solid state disk system |
US20050096999A1 (en) * | 2003-11-05 | 2005-05-05 | Chicago Mercantile Exchange | Trade engine processing of mass quote messages and resulting production of market data |
US7831491B2 (en) | 2003-11-05 | 2010-11-09 | Chicago Mercantile Exchange Inc. | Market data message format |
KR100524076B1 (en) * | 2003-11-13 | 2005-10-26 | 삼성전자주식회사 | Apparatus for compressing and decompressing of data |
US7209995B2 (en) * | 2003-12-09 | 2007-04-24 | Sandisk Corporation | Efficient connection between modules of removable electronic circuit cards |
KR101017372B1 (en) * | 2003-12-23 | 2011-02-28 | 삼성전자주식회사 | Method for initializing a plurality of devices using job-scheduler |
EP1710707B1 (en) * | 2004-01-13 | 2013-04-03 | Seiko Instruments Inc. | Memory interface device, memory interface method, and modem device |
US20050154847A1 (en) * | 2004-01-14 | 2005-07-14 | Elipsan Limited | Mirrored data storage system |
DE102004004796B4 (en) * | 2004-01-30 | 2007-11-29 | Infineon Technologies Ag | Device for data transmission between memories |
US7127549B2 (en) * | 2004-02-04 | 2006-10-24 | Sandisk Corporation | Disk acceleration using first and second storage devices |
US7136973B2 (en) * | 2004-02-04 | 2006-11-14 | Sandisk Corporation | Dual media storage device |
US7602785B2 (en) * | 2004-02-09 | 2009-10-13 | Washington University | Method and system for performing longest prefix matching for network address lookup using bloom filters |
KR100658918B1 (en) * | 2004-03-29 | 2006-12-15 | 주식회사 팬택앤큐리텔 | Apparatus and method for initialization of system global variables using block input/output command |
US7159044B2 (en) * | 2004-04-16 | 2007-01-02 | Eagle Broadband, Inc. | Input/output device disable control for PC-based consumer electronics device |
US8230095B2 (en) * | 2004-05-07 | 2012-07-24 | Wyse Technology, Inc. | System and method for integrated on-demand delivery of operating system and applications |
US7284225B1 (en) * | 2004-05-20 | 2007-10-16 | Xilinx, Inc. | Embedding a hardware object in an application system |
US7433813B1 (en) | 2004-05-20 | 2008-10-07 | Xilinx, Inc. | Embedding a co-simulated hardware object in an event-driven simulator |
US7502954B1 (en) * | 2004-05-26 | 2009-03-10 | Emc Corporation | High availability data storage system |
US20050283550A1 (en) * | 2004-06-18 | 2005-12-22 | Honeywell International Inc. | Method and architecture of a coupling system for microprocessors and logic devices |
TWI294098B (en) * | 2004-08-06 | 2008-03-01 | Via Tech Inc | Fast boot method and system |
CA2577891A1 (en) * | 2004-08-24 | 2006-03-02 | Washington University | Methods and systems for content detection in a reconfigurable hardware |
US20060064684A1 (en) * | 2004-09-22 | 2006-03-23 | Royer Robert J Jr | Method, apparatus and system to accelerate launch performance through automated application pinning |
US7522840B2 (en) * | 2004-10-29 | 2009-04-21 | Finisar Corporation | Adjustable boot speed in an optical transceiver |
JP3963470B2 (en) * | 2004-11-09 | 2007-08-22 | 株式会社東芝 | Mobile terminal and control method of the terminal |
US9104315B2 (en) | 2005-02-04 | 2015-08-11 | Sandisk Technologies Inc. | Systems and methods for a mass data storage system having a file-based interface to a host and a non-file-based interface to secondary storage |
EP1859378A2 (en) | 2005-03-03 | 2007-11-28 | Washington University | Method and apparatus for performing biosequence similarity searching |
US8539587B2 (en) | 2005-03-22 | 2013-09-17 | Hewlett-Packard Development Company, L.P. | Methods, devices and data structures for trusted data |
JP4338664B2 (en) * | 2005-03-30 | 2009-10-07 | 富士フイルム株式会社 | Image display control method, image display control program, image data recording method, and image data recording program |
US20070011200A1 (en) * | 2005-07-06 | 2007-01-11 | Lg Electronics Inc. | Operating auxiliary apparatus |
WO2007012921A2 (en) * | 2005-07-27 | 2007-02-01 | Adaptec, Inc. | Parity update footprints kept on disk |
US7627733B2 (en) * | 2005-08-03 | 2009-12-01 | Sandisk Corporation | Method and system for dual mode access for storage devices |
US8225231B2 (en) | 2005-08-30 | 2012-07-17 | Microsoft Corporation | Aggregation of PC settings |
US7280052B2 (en) * | 2005-09-30 | 2007-10-09 | Intel Corporation | Apparatus, system, and method of data compression |
US8352718B1 (en) * | 2005-11-29 | 2013-01-08 | American Megatrends, Inc. | Method, system, and computer-readable medium for expediting initialization of computing systems |
US7702629B2 (en) | 2005-12-02 | 2010-04-20 | Exegy Incorporated | Method and device for high performance regular expression pattern matching |
US8813052B2 (en) * | 2005-12-07 | 2014-08-19 | Microsoft Corporation | Cache metadata for implementing bounded transactional memory |
US7793068B2 (en) * | 2005-12-21 | 2010-09-07 | Sandisk Corporation | Dual mode access for non-volatile storage devices |
US7769978B2 (en) * | 2005-12-21 | 2010-08-03 | Sandisk Corporation | Method and system for accessing non-volatile storage devices |
US7747837B2 (en) | 2005-12-21 | 2010-06-29 | Sandisk Corporation | Method and system for accessing non-volatile storage devices |
US7606945B2 (en) * | 2006-01-04 | 2009-10-20 | Broadcom Corporation | Method and apparatus for dynamically configuring hardware resources by a generic CPU management interface |
US7954114B2 (en) * | 2006-01-26 | 2011-05-31 | Exegy Incorporated | Firmware socket module for FPGA-based pipeline processing |
US8171251B2 (en) * | 2006-03-16 | 2012-05-01 | Sandisk Il Ltd. | Data storage management method and device |
US7613913B2 (en) * | 2006-03-21 | 2009-11-03 | Silicon Laboratories Inc. | Digital architecture using one-time programmable (OTP) memory |
US8898652B2 (en) * | 2006-03-23 | 2014-11-25 | Microsoft Corporation | Cache metadata for accelerating software transactional memory |
US8379841B2 (en) * | 2006-03-23 | 2013-02-19 | Exegy Incorporated | Method and system for high throughput blockwise independent encryption/decryption |
CN100530038C (en) * | 2006-03-31 | 2009-08-19 | 鸿富锦精密工业(深圳)有限公司 | Start control device and method for micro-controller |
US7636703B2 (en) * | 2006-05-02 | 2009-12-22 | Exegy Incorporated | Method and apparatus for approximate pattern matching |
JP4490392B2 (en) * | 2006-05-30 | 2010-06-23 | 富士通マイクロエレクトロニクス株式会社 | Reconfigurable integrated circuit device that automatically builds an initialization circuit |
US7840482B2 (en) | 2006-06-19 | 2010-11-23 | Exegy Incorporated | Method and system for high speed options pricing |
US7921046B2 (en) | 2006-06-19 | 2011-04-05 | Exegy Incorporated | High speed processing of financial information using FPGA devices |
US20080086274A1 (en) * | 2006-08-10 | 2008-04-10 | Chamberlain Roger D | Method and Apparatus for Protein Sequence Alignment Using FPGA Devices |
KR100809961B1 (en) * | 2006-08-29 | 2008-03-07 | 삼성전자주식회사 | Apparatus for data processing and method for processing data |
JP4422136B2 (en) * | 2006-10-06 | 2010-02-24 | Necインフロンティア株式会社 | Storage device and activation method |
WO2008063162A2 (en) * | 2006-10-31 | 2008-05-29 | Digi-Flicks International, Inc. | Digital storage memory module apparatus and method |
US7660793B2 (en) | 2006-11-13 | 2010-02-09 | Exegy Incorporated | Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors |
US8326819B2 (en) | 2006-11-13 | 2012-12-04 | Exegy Incorporated | Method and system for high performance data metatagging and data indexing using coprocessors |
JP5100133B2 (en) * | 2007-01-19 | 2012-12-19 | 株式会社東芝 | Information processing device |
US20080209198A1 (en) * | 2007-02-26 | 2008-08-28 | Majni Timothy W | Boot Acceleration For Computer Systems |
DE112007003496A5 (en) * | 2007-03-14 | 2010-02-11 | Siemens Aktiengesellschaft | Operating procedure for a component of the automation technology and component of the automation technology |
US8095816B1 (en) | 2007-04-05 | 2012-01-10 | Marvell International Ltd. | Processor management using a buffer |
US8443187B1 (en) | 2007-04-12 | 2013-05-14 | Marvell International Ltd. | Authentication of computing devices in server based on mapping between port identifier and MAC address that allows actions-per-group instead of just actions-per-single device |
US7899987B2 (en) * | 2007-05-15 | 2011-03-01 | Sandisk Il Ltd. | File storage in a computer system with diverse storage media |
US8166212B2 (en) * | 2007-06-26 | 2012-04-24 | Xerox Corporation | Predictive DMA data transfer |
US9043553B2 (en) * | 2007-06-27 | 2015-05-26 | Microsoft Technology Licensing, Llc | Leveraging transactional memory hardware to accelerate virtualization and emulation |
US8266387B2 (en) * | 2007-06-27 | 2012-09-11 | Microsoft Corporation | Leveraging transactional memory hardware to accelerate virtualization emulation |
US8176253B2 (en) * | 2007-06-27 | 2012-05-08 | Microsoft Corporation | Leveraging transactional memory hardware to accelerate virtualization and emulation |
US8321706B2 (en) | 2007-07-23 | 2012-11-27 | Marvell World Trade Ltd. | USB self-idling techniques |
US7739440B2 (en) * | 2007-08-16 | 2010-06-15 | Texas Instruments Incorporated | ATA HDD interface for personal media player with increased data transfer throughput |
TWI461909B (en) * | 2007-08-31 | 2014-11-21 | Thomson Licensing | Mass storage system with improved usage of buffer capacity |
WO2009029842A1 (en) | 2007-08-31 | 2009-03-05 | Exegy Incorporated | Method and apparatus for hardware-accelerated encryption/decryption |
DE102007044199A1 (en) * | 2007-09-17 | 2009-04-02 | Fujitsu Siemens Computers Gmbh | A mass storage controller and method for providing data for booting a computer |
DE102007045987A1 (en) * | 2007-09-26 | 2009-04-02 | Continental Automotive Gmbh | Mobile data processing system operating method for use in motor vehicle, involves loading decompression program into memory, and using decompression program by digital signal processor core for decompressing program code |
US7971051B2 (en) * | 2007-09-27 | 2011-06-28 | Fujitsu Limited | FPGA configuration protection and control using hardware watchdog timer |
US7916728B1 (en) | 2007-09-28 | 2011-03-29 | F5 Networks, Inc. | Lockless atomic table update |
JP4389990B2 (en) * | 2007-10-05 | 2009-12-24 | トヨタ自動車株式会社 | Control device for vehicle drive unit |
US8171309B1 (en) | 2007-11-16 | 2012-05-01 | Marvell International Ltd. | Secure memory controlled access |
US10229453B2 (en) * | 2008-01-11 | 2019-03-12 | Ip Reservoir, Llc | Method and system for low latency basket calculation |
US8082433B1 (en) | 2008-02-12 | 2011-12-20 | Western Digital Technologies, Inc. | Disk drive employing boot disk space to expedite the boot operation for a host computer |
US7900037B1 (en) | 2008-02-12 | 2011-03-01 | Western Digital Technologies, Inc. | Disk drive maintaining multiple logs to expedite boot operation for a host computer |
JP4795378B2 (en) * | 2008-04-01 | 2011-10-19 | レノボ・シンガポール・プライベート・リミテッド | Computer and boot method |
US8374986B2 (en) | 2008-05-15 | 2013-02-12 | Exegy Incorporated | Method and system for accelerated stream processing |
JP2009290389A (en) * | 2008-05-28 | 2009-12-10 | Hitachi Ltd | Image processing apparatus |
US8306036B1 (en) | 2008-06-20 | 2012-11-06 | F5 Networks, Inc. | Methods and systems for hierarchical resource allocation through bookmark allocation |
KR101383573B1 (en) * | 2008-08-01 | 2014-04-09 | 삼성전자주식회사 | Electronic apparatus and web-information providing method thereof |
US8769681B1 (en) | 2008-08-11 | 2014-07-01 | F5 Networks, Inc. | Methods and system for DMA based distributed denial of service protection |
US8510560B1 (en) | 2008-08-20 | 2013-08-13 | Marvell International Ltd. | Efficient key establishment for wireless networks |
US8296555B2 (en) * | 2008-09-18 | 2012-10-23 | Marvell World Trade Ltd. | Preloader |
US7844766B1 (en) * | 2008-10-03 | 2010-11-30 | XETA Technologies, Inc. | System and method for location specific computer enabled services/monitoring |
US8790387B2 (en) | 2008-10-10 | 2014-07-29 | Edwards Lifesciences Corporation | Expandable sheath for introducing an endovascular delivery device into a body |
US8219741B2 (en) | 2008-10-24 | 2012-07-10 | Microsoft Corporation | Hardware and operating system support for persistent memory on a memory bus |
US8447884B1 (en) | 2008-12-01 | 2013-05-21 | F5 Networks, Inc. | Methods for mapping virtual addresses to physical addresses in a network device and systems thereof |
CA2744746C (en) | 2008-12-15 | 2019-12-24 | Exegy Incorporated | Method and apparatus for high-speed processing of financial market depth data |
EP2380081B1 (en) * | 2009-01-05 | 2013-11-06 | Marvell World Trade Ltd. | Method and system for hibernation or suspend using a non-volatile-memory device |
US8103809B1 (en) | 2009-01-16 | 2012-01-24 | F5 Networks, Inc. | Network devices with multiple direct memory access channels and methods thereof |
US8880632B1 (en) | 2009-01-16 | 2014-11-04 | F5 Networks, Inc. | Method and apparatus for performing multiple DMA channel based network quality of service |
US8880696B1 (en) | 2009-01-16 | 2014-11-04 | F5 Networks, Inc. | Methods for sharing bandwidth across a packetized bus and systems thereof |
US8112491B1 (en) | 2009-01-16 | 2012-02-07 | F5 Networks, Inc. | Methods and systems for providing direct DMA |
US9152483B2 (en) | 2009-01-16 | 2015-10-06 | F5 Networks, Inc. | Network devices with multiple fully isolated and independently resettable direct memory access channels and methods thereof |
TW201030526A (en) * | 2009-02-09 | 2010-08-16 | Prolific Technology Inc | Bridge, data compressing mthod thereof and computer system applying the same |
US8230208B2 (en) * | 2009-04-20 | 2012-07-24 | Intel Corporation | Booting an operating system of a system using a read ahead technique |
US8533445B2 (en) * | 2009-04-21 | 2013-09-10 | Hewlett-Packard Development Company, L.P. | Disabling a feature that prevents access to persistent secondary storage |
US20110004728A1 (en) * | 2009-07-02 | 2011-01-06 | Ocz Technology Group, Inc. | On-device data compression for non-volatile memory-based mass storage devices |
KR101596222B1 (en) * | 2009-08-25 | 2016-02-23 | 삼성전자주식회사 | Method and apparatus for controlling operation of booting for video image reproducing apparatus |
US9313047B2 (en) | 2009-11-06 | 2016-04-12 | F5 Networks, Inc. | Handling high throughput and low latency network data packets in a traffic management device |
US8738880B2 (en) | 2010-08-17 | 2014-05-27 | International Business Machines Corporation | Throttling storage initialization for data destage |
US8719559B2 (en) | 2010-10-13 | 2014-05-06 | International Business Machines Corporation | Memory tagging and preservation during a hot upgrade |
KR20140068792A (en) * | 2010-11-29 | 2014-06-09 | 톰슨 라이센싱 | Method and device for distinguishing between cold boot and warm boot |
US8788798B2 (en) | 2010-12-06 | 2014-07-22 | Microsoft Corporation | Fast computer startup |
US9032194B2 (en) | 2010-12-06 | 2015-05-12 | Microsoft Technology Licensing, Llc | Fast computer startup |
US8543849B2 (en) | 2010-12-06 | 2013-09-24 | Microsoft Corporation | Fast computer startup |
US10037568B2 (en) | 2010-12-09 | 2018-07-31 | Ip Reservoir, Llc | Method and apparatus for managing orders in financial markets |
US20120159395A1 (en) | 2010-12-20 | 2012-06-21 | Microsoft Corporation | Application-launching interface for multiple modes |
US8689123B2 (en) | 2010-12-23 | 2014-04-01 | Microsoft Corporation | Application reporting in an application-selectable user interface |
US8612874B2 (en) | 2010-12-23 | 2013-12-17 | Microsoft Corporation | Presenting an application change through a tile |
US9423951B2 (en) | 2010-12-31 | 2016-08-23 | Microsoft Technology Licensing, Llc | Content-based snap point |
CN102122530B (en) * | 2011-01-20 | 2016-12-07 | 北京百卓网络技术有限公司 | A kind of system and method for programming flash memory |
US10135831B2 (en) | 2011-01-28 | 2018-11-20 | F5 Networks, Inc. | System and method for combining an access control system with a traffic management system |
US9405668B1 (en) | 2011-02-15 | 2016-08-02 | Western Digital Technologies, Inc. | Data storage device initialization information accessed by searching for pointer information |
US9383917B2 (en) | 2011-03-28 | 2016-07-05 | Microsoft Technology Licensing, Llc | Predictive tiling |
JP2012216108A (en) * | 2011-04-01 | 2012-11-08 | Nec Corp | Information processing apparatus and program transfer method |
US9104440B2 (en) | 2011-05-27 | 2015-08-11 | Microsoft Technology Licensing, Llc | Multi-application environment |
US9658766B2 (en) | 2011-05-27 | 2017-05-23 | Microsoft Technology Licensing, Llc | Edge gesture |
US9158445B2 (en) | 2011-05-27 | 2015-10-13 | Microsoft Technology Licensing, Llc | Managing an immersive interface in a multi-application immersive environment |
US8893033B2 (en) | 2011-05-27 | 2014-11-18 | Microsoft Corporation | Application notifications |
US9104307B2 (en) | 2011-05-27 | 2015-08-11 | Microsoft Technology Licensing, Llc | Multi-application environment |
US8707018B1 (en) * | 2011-06-28 | 2014-04-22 | Emc Corporation | Managing initialization of file systems |
US9286079B1 (en) * | 2011-06-30 | 2016-03-15 | Western Digital Technologies, Inc. | Cache optimization of a data storage device based on progress of boot commands |
US9141394B2 (en) | 2011-07-29 | 2015-09-22 | Marvell World Trade Ltd. | Switching between processor cache and random-access memory |
US20130057587A1 (en) | 2011-09-01 | 2013-03-07 | Microsoft Corporation | Arranging tiles |
US9557909B2 (en) | 2011-09-09 | 2017-01-31 | Microsoft Technology Licensing, Llc | Semantic zoom linguistic helpers |
US8922575B2 (en) * | 2011-09-09 | 2014-12-30 | Microsoft Corporation | Tile cache |
US10353566B2 (en) | 2011-09-09 | 2019-07-16 | Microsoft Technology Licensing, Llc | Semantic zoom animations |
US8933952B2 (en) | 2011-09-10 | 2015-01-13 | Microsoft Corporation | Pre-rendering new content for an application-selectable user interface |
US9244802B2 (en) | 2011-09-10 | 2016-01-26 | Microsoft Technology Licensing, Llc | Resource user interface |
US9146670B2 (en) | 2011-09-10 | 2015-09-29 | Microsoft Technology Licensing, Llc | Progressively indicating new content in an application-selectable user interface |
JP2013089067A (en) * | 2011-10-19 | 2013-05-13 | Sony Corp | Memory management device, memory management method, control program, and recording medium |
EP2771785B1 (en) * | 2011-10-26 | 2022-12-21 | Hewlett-Packard Development Company, L.P. | Load boot data |
US9436629B2 (en) | 2011-11-15 | 2016-09-06 | Marvell World Trade Ltd. | Dynamic boot image streaming |
US9942580B2 (en) * | 2011-11-18 | 2018-04-10 | At&T Intellecutal Property I, L.P. | System and method for automatically selecting encoding/decoding for streaming media |
US9047243B2 (en) | 2011-12-14 | 2015-06-02 | Ip Reservoir, Llc | Method and apparatus for low latency data distribution |
US9223472B2 (en) | 2011-12-22 | 2015-12-29 | Microsoft Technology Licensing, Llc | Closing applications |
US9423983B2 (en) * | 2012-01-19 | 2016-08-23 | Syncsort Incorporated | Intelligent storage controller |
US9036822B1 (en) | 2012-02-15 | 2015-05-19 | F5 Networks, Inc. | Methods for managing user information and devices thereof |
US9274805B2 (en) * | 2012-02-24 | 2016-03-01 | Qualcomm Incorporated | System and method for thermally aware device booting |
US11436672B2 (en) | 2012-03-27 | 2022-09-06 | Exegy Incorporated | Intelligent switch for processing financial market data |
US10650452B2 (en) | 2012-03-27 | 2020-05-12 | Ip Reservoir, Llc | Offload processing of data packets |
US10121196B2 (en) | 2012-03-27 | 2018-11-06 | Ip Reservoir, Llc | Offload processing of data packets containing financial market data |
US9990393B2 (en) | 2012-03-27 | 2018-06-05 | Ip Reservoir, Llc | Intelligent feed switch |
CN102707966B (en) | 2012-04-12 | 2014-09-03 | 腾讯科技(深圳)有限公司 | Method and device for acceleratively starting operating system, and method, device and terminal for generating prefetched information |
US8806085B2 (en) * | 2012-08-09 | 2014-08-12 | Ge Intelligent Platforms, Inc. | Application specific integrated circuit (ASIC) disposed in input/output module connectable to programmable logic controller (PLC) based systems having plurality of connection paths |
US9952879B2 (en) | 2012-08-30 | 2018-04-24 | Microsoft Technology Licensing, Llc | Application pre-layout in byte-addressable persistent random access memory |
US10033837B1 (en) | 2012-09-29 | 2018-07-24 | F5 Networks, Inc. | System and method for utilizing a data reducing module for dictionary compression of encoded data |
CA2887022C (en) | 2012-10-23 | 2021-05-04 | Ip Reservoir, Llc | Method and apparatus for accelerated format translation of data in a delimited data format |
US9633093B2 (en) | 2012-10-23 | 2017-04-25 | Ip Reservoir, Llc | Method and apparatus for accelerated format translation of data in a delimited data format |
US9633097B2 (en) | 2012-10-23 | 2017-04-25 | Ip Reservoir, Llc | Method and apparatus for record pivoting to accelerate processing of data fields |
US9465621B2 (en) * | 2012-12-17 | 2016-10-11 | Itron, Inc. | Priority activation of metrology driver in boot sequence |
US9043923B2 (en) | 2012-12-27 | 2015-05-26 | Empire Technology Development Llc | Virtual machine monitor (VMM) extension for time shared accelerator management and side-channel vulnerability prevention |
US9270602B1 (en) | 2012-12-31 | 2016-02-23 | F5 Networks, Inc. | Transmit rate pacing of large network traffic bursts to reduce jitter, buffer overrun, wasted bandwidth, and retransmissions |
US9575768B1 (en) | 2013-01-08 | 2017-02-21 | Marvell International Ltd. | Loading boot code from multiple memories |
CN103970675A (en) * | 2013-01-29 | 2014-08-06 | Lsi公司 | Rapid guide list for accelerating guide of operating system |
US10375155B1 (en) | 2013-02-19 | 2019-08-06 | F5 Networks, Inc. | System and method for achieving hardware acceleration for asymmetric flow connections |
US9335950B2 (en) | 2013-03-15 | 2016-05-10 | Western Digital Technologies, Inc. | Multiple stream compression and formatting of data for data storage systems |
US9448738B2 (en) | 2013-03-15 | 2016-09-20 | Western Digital Technologies, Inc. | Compression and formatting of data for data storage systems |
US9720698B2 (en) * | 2013-05-07 | 2017-08-01 | Insyde Software Corp. | Method and device for increased boot sequence speed using a cache in non-volatile memory |
US9736801B1 (en) | 2013-05-20 | 2017-08-15 | Marvell International Ltd. | Methods and apparatus for synchronizing devices in a wireless data communication system |
US9521635B1 (en) | 2013-05-21 | 2016-12-13 | Marvell International Ltd. | Methods and apparatus for selecting a device to perform shared functionality in a deterministic and fair manner in a wireless data communication system |
KR101978178B1 (en) * | 2013-05-24 | 2019-05-15 | 삼성전자주식회사 | Apparatus and method for processing ultrasonic data |
CN104239245A (en) * | 2013-06-07 | 2014-12-24 | 祥硕科技股份有限公司 | Electronic system and operating method |
US9274978B2 (en) | 2013-06-10 | 2016-03-01 | Western Digital Technologies, Inc. | Migration of encrypted data for data storage systems |
WO2015015305A1 (en) | 2013-07-31 | 2015-02-05 | Marvell Word Trade Ltd. | Parallelizing boot operations |
US9910660B2 (en) * | 2013-08-05 | 2018-03-06 | Harman International Industries, Incorporated | Operating system replacement for in-vehicle computing system |
JP5989616B2 (en) * | 2013-08-30 | 2016-09-07 | 京セラドキュメントソリューションズ株式会社 | Image forming apparatus and image forming method |
US9864606B2 (en) | 2013-09-05 | 2018-01-09 | F5 Networks, Inc. | Methods for configurable hardware logic device reloading and devices thereof |
US20150089118A1 (en) * | 2013-09-20 | 2015-03-26 | Sandisk Technologies Inc. | Methods, systems, and computer readable media for partition and cache restore |
CN103946828B (en) * | 2013-10-29 | 2017-02-22 | 华为技术有限公司 | Data processing system and method |
US9635024B2 (en) | 2013-12-16 | 2017-04-25 | F5 Networks, Inc. | Methods for facilitating improved user authentication using persistent data and devices thereof |
KR102298602B1 (en) | 2014-04-04 | 2021-09-03 | 마이크로소프트 테크놀로지 라이센싱, 엘엘씨 | Expandable application representation |
KR102262102B1 (en) * | 2014-04-09 | 2021-06-09 | 삼성전자 주식회사 | Method and apparatus for application execution |
WO2015156615A1 (en) | 2014-04-09 | 2015-10-15 | Samsung Electronics Co., Ltd. | Application execution method and apparatus |
EP3129847A4 (en) | 2014-04-10 | 2017-04-19 | Microsoft Technology Licensing, LLC | Slider cover for computing device |
EP3129846A4 (en) | 2014-04-10 | 2017-05-03 | Microsoft Technology Licensing, LLC | Collapsible shell cover for computing device |
KR102143521B1 (en) | 2014-04-21 | 2020-08-11 | 삼성전자 주식회사 | Non-volatile Memory System, Memory Card Having The Same and Operating Method of Non-volatile Memory System |
GB2541577A (en) | 2014-04-23 | 2017-02-22 | Ip Reservoir Llc | Method and apparatus for accelerated data translation |
KR20150122825A (en) * | 2014-04-23 | 2015-11-03 | 에스케이하이닉스 주식회사 | Memory control unit and data storage device including the same |
US9990298B2 (en) * | 2014-05-12 | 2018-06-05 | Western Digital Technologies, Inc | System and method for caching solid state device read request results |
US10015143B1 (en) | 2014-06-05 | 2018-07-03 | F5 Networks, Inc. | Methods for securing one or more license entitlement grants and devices thereof |
WO2015200760A1 (en) | 2014-06-26 | 2015-12-30 | Sviral, Inc. | Parllel decompressing of executables for accelerating the launch and performance. |
US11838851B1 (en) | 2014-07-15 | 2023-12-05 | F5, Inc. | Methods for managing L7 traffic classification and devices thereof |
US10592080B2 (en) | 2014-07-31 | 2020-03-17 | Microsoft Technology Licensing, Llc | Assisted presentation of application windows |
US10254942B2 (en) | 2014-07-31 | 2019-04-09 | Microsoft Technology Licensing, Llc | Adaptive sizing and positioning of application windows |
US10678412B2 (en) | 2014-07-31 | 2020-06-09 | Microsoft Technology Licensing, Llc | Dynamic joint dividers for application windows |
US10642365B2 (en) | 2014-09-09 | 2020-05-05 | Microsoft Technology Licensing, Llc | Parametric inertia and APIs |
CN106662891B (en) | 2014-10-30 | 2019-10-11 | 微软技术许可有限责任公司 | Multi-configuration input equipment |
US10182013B1 (en) | 2014-12-01 | 2019-01-15 | F5 Networks, Inc. | Methods for managing progressive image delivery and devices thereof |
IL236627A0 (en) * | 2015-01-11 | 2015-04-30 | Storone Ltd | Method of controlling volatile memory and system thereof |
US9952979B1 (en) * | 2015-01-14 | 2018-04-24 | Cavium, Inc. | Methods and systems for direct memory access operations |
US11895138B1 (en) | 2015-02-02 | 2024-02-06 | F5, Inc. | Methods for improving web scanner accuracy and devices thereof |
US9841904B2 (en) * | 2015-03-02 | 2017-12-12 | Samsung Electronics Co., Ltd. | Scalable and configurable non-volatile memory module array |
US10792471B2 (en) | 2015-04-10 | 2020-10-06 | Edwards Lifesciences Corporation | Expandable sheath |
US10327896B2 (en) | 2015-04-10 | 2019-06-25 | Edwards Lifesciences Corporation | Expandable sheath with elastomeric cross sectional portions |
CN106293792B (en) * | 2015-06-02 | 2019-12-20 | 腾讯科技(深圳)有限公司 | Software starting method and device |
US10055236B2 (en) * | 2015-07-02 | 2018-08-21 | Sandisk Technologies Llc | Runtime data storage and/or retrieval |
US10277248B2 (en) * | 2015-07-07 | 2019-04-30 | Tidal Systems, Inc. | Compression engine with consistent throughput |
US10613756B2 (en) | 2015-09-03 | 2020-04-07 | Qualcomm Incorporated | Hardware-accelerated storage compression |
GB2541916B (en) * | 2015-09-03 | 2018-05-09 | Gurulogic Microsystems Oy | Method of operating data memory and device utilizing method |
US11288739B2 (en) | 2015-10-12 | 2022-03-29 | Chicago Mercantile Exchange Inc. | Central limit order book automatic triangulation system |
US11164248B2 (en) | 2015-10-12 | 2021-11-02 | Chicago Mercantile Exchange Inc. | Multi-modal trade execution with smart order routing |
US10942943B2 (en) | 2015-10-29 | 2021-03-09 | Ip Reservoir, Llc | Dynamic field data translation to support high performance stream data processing |
US10095263B1 (en) * | 2015-12-15 | 2018-10-09 | Marvell International Ltd. | Apparatus and method for calibrating signal synchronization |
US10346043B2 (en) | 2015-12-28 | 2019-07-09 | Pure Storage, Inc. | Adaptive computing for data compression |
US10548631B2 (en) | 2016-03-04 | 2020-02-04 | Boston Scientific Scimed Inc. | Introducer with expandable capabilities |
EP3427435A1 (en) | 2016-03-08 | 2019-01-16 | Marvell World Trade Ltd. | Methods and apparatus for secure device authentication |
US9921757B1 (en) * | 2016-03-31 | 2018-03-20 | EMC IP Holding Company LLC | Using an FPGA for integration with low-latency, non-volatile memory |
US10817224B2 (en) * | 2016-06-23 | 2020-10-27 | Qualcomm Incorporated | Preemptive decompression scheduling for a NAND storage device |
US10091904B2 (en) * | 2016-07-22 | 2018-10-02 | Intel Corporation | Storage sled for data center |
US10509757B2 (en) * | 2016-09-22 | 2019-12-17 | Altera Corporation | Integrated circuits having expandable processor memory |
CN107918580A (en) * | 2016-10-11 | 2018-04-17 | 英业达科技有限公司 | For opening computer detecting system and start method for detecting |
US10802853B2 (en) * | 2016-10-14 | 2020-10-13 | Seagate Technology Llc | Active drive |
WO2018119035A1 (en) | 2016-12-22 | 2018-06-28 | Ip Reservoir, Llc | Pipelines for hardware-accelerated machine learning |
US10912919B2 (en) | 2017-01-23 | 2021-02-09 | Edwards Lifesciences Corporation | Expandable sheath |
US10289421B2 (en) * | 2017-02-17 | 2019-05-14 | Dell Products, L.P. | Booting of IHS from SSD using PCIe |
US10799685B2 (en) | 2017-03-09 | 2020-10-13 | Edwards Lifesciences Corporation | Expandable sheath with longitudinally extending reinforcing members |
US10972453B1 (en) | 2017-05-03 | 2021-04-06 | F5 Networks, Inc. | Methods for token refreshment based on single sign-on (SSO) for federated identity environments and devices thereof |
US10750175B2 (en) * | 2017-05-04 | 2020-08-18 | Sony Corporation | Quantization partitioning for enhanced image compression |
US10943294B1 (en) | 2017-05-10 | 2021-03-09 | State Farm Mutual Automobile Insurance Company | Continuously monitoring and updating mortgage ready data |
US10949919B1 (en) | 2017-05-10 | 2021-03-16 | State Farm Mutual Automobile Insurance Company | Approving and updating dynamic mortgage applications |
US11094007B1 (en) | 2017-05-10 | 2021-08-17 | State Farm Mutual Automobile Insurance Company | Continuously updating mortgage ready data |
WO2018213222A1 (en) | 2017-05-15 | 2018-11-22 | Boston Scientific Scimed, Inc. | Radially expandable introducer sheath |
US10620879B2 (en) | 2017-05-17 | 2020-04-14 | Macronix International Co., Ltd. | Write-while-read access method for a memory device |
KR102387461B1 (en) * | 2017-07-24 | 2022-04-15 | 삼성전자주식회사 | Storage device, storage system and operating method thereof |
US11074085B2 (en) * | 2017-09-26 | 2021-07-27 | Intel Corporation | Methods and apparatus for boot time reduction in a processor and programmable logic device environment |
US10528399B2 (en) | 2018-01-05 | 2020-01-07 | International Business Machines Corporation | Techniques for faster loading of data for accelerators |
US10445088B2 (en) * | 2018-01-11 | 2019-10-15 | Macronix International Co., Ltd. | System boot code clone |
TWI709081B (en) * | 2018-01-29 | 2020-11-01 | 仁寶電腦工業股份有限公司 | Electronic device and fast booting method thereof |
US11129959B2 (en) | 2018-02-15 | 2021-09-28 | Boston Scientific Scimed, Inc. | Introducer with expandable capabilities |
US11855898B1 (en) | 2018-03-14 | 2023-12-26 | F5, Inc. | Methods for traffic dependent direct memory access optimization and devices thereof |
KR102619954B1 (en) * | 2018-03-29 | 2024-01-02 | 삼성전자주식회사 | Method for processing data and electronic device for supporting the same |
WO2019199692A1 (en) | 2018-04-09 | 2019-10-17 | Edwards Lifesciences Corporation | Expandable sheath |
CN108595227A (en) | 2018-05-10 | 2018-09-28 | Oppo广东移动通信有限公司 | Application program preloads method, apparatus, storage medium and mobile terminal |
CN108595228B (en) | 2018-05-10 | 2021-03-12 | Oppo广东移动通信有限公司 | Application program prediction model establishing method and device, storage medium and mobile terminal |
CN108710513B (en) | 2018-05-15 | 2020-07-21 | Oppo广东移动通信有限公司 | Application program starting method and device, storage medium and terminal |
CN108829456A (en) * | 2018-05-29 | 2018-11-16 | Oppo广东移动通信有限公司 | Application program preloads method, apparatus, storage medium and terminal |
CN108804157A (en) | 2018-06-05 | 2018-11-13 | Oppo广东移动通信有限公司 | Application program preloads method, apparatus, storage medium and terminal |
US11786695B2 (en) | 2018-07-25 | 2023-10-17 | Edwards Lifesciences Corporation | Methods of making an expandable sheath |
CN109446126B (en) * | 2018-10-17 | 2022-02-15 | 天津津航计算技术研究所 | DSP and FPGA high-speed communication system and method based on EMIF bus |
US11537716B1 (en) | 2018-11-13 | 2022-12-27 | F5, Inc. | Methods for detecting changes to a firmware and devices thereof |
FI128520B (en) * | 2018-11-14 | 2020-07-15 | Xiphera Oy | Method for providing a secret unique key for a volatile FPGA |
GB2579399B (en) * | 2018-11-30 | 2020-12-16 | Imagination Tech Ltd | Data compression and storage |
US11269557B2 (en) * | 2019-01-09 | 2022-03-08 | Atto Technology, Inc. | System and method for ensuring command order in a storage controller |
US11144326B2 (en) | 2019-02-19 | 2021-10-12 | Cisco Technology, Inc. | System and method of initiating multiple adaptors in parallel |
US11221778B1 (en) * | 2019-04-02 | 2022-01-11 | Pure Storage, Inc. | Preparing data for deduplication |
US11567549B2 (en) * | 2019-05-31 | 2023-01-31 | Texas Instruments Incorporated | Reset circuit for battery management system |
FR3097994B1 (en) * | 2019-06-28 | 2022-03-11 | St Microelectronics Rousset | Modification of a secure microprocessor memory |
CN110688136B (en) * | 2019-09-25 | 2023-12-22 | 北京经纬恒润科技股份有限公司 | Application program updating method and device |
CN112965754B (en) * | 2019-12-13 | 2023-04-18 | 合肥杰发科技有限公司 | System starting method and embedded device |
TWI715433B (en) * | 2020-02-06 | 2021-01-01 | 瑞昱半導體股份有限公司 | Boot circuit, boot method, and boot system |
WO2021174224A1 (en) * | 2020-02-28 | 2021-09-02 | Riera Michael F | A stand-alone accelerator protocol (sap) for heterogeneous computing systems |
US20220035558A1 (en) * | 2020-07-31 | 2022-02-03 | Dell Products L.P. | Physical storage drive with infinite storage capacity |
CN112035899B (en) * | 2020-08-21 | 2022-04-15 | 郑州信大捷安信息技术股份有限公司 | Data communication system and method based on password card |
US11861395B2 (en) | 2020-12-11 | 2024-01-02 | Samsung Electronics Co., Ltd. | Method and system for managing memory for applications in a computing system |
US20220206975A1 (en) * | 2020-12-24 | 2022-06-30 | Intel Corporation | Circuitry and methods for low-latency page decompression and compression acceleration |
US11899532B2 (en) * | 2022-05-31 | 2024-02-13 | Micron Technology, Inc. | Determining locations in NAND memory for boot-up code |
US11791835B1 (en) * | 2022-06-13 | 2023-10-17 | International Business Machines Corporation | Compression improvement in data replication |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4127518A1 (en) * | 1990-08-21 | 1992-02-27 | Tokico Ltd | Magnetic disc storage device for connecting to host processor - has start=up data region for data transferred to buffer memory at system start=up time |
US5187793A (en) * | 1989-01-09 | 1993-02-16 | Intel Corporation | Processor with hierarchal memory and using meta-instructions for software control of loading, unloading and execution of machine instructions stored in the cache |
US5226176A (en) * | 1990-08-20 | 1993-07-06 | Microsystems, Inc. | System for selectively aborting operation or waiting to load required data based upon user response to non-availability of network load device |
EP0718751A2 (en) * | 1994-12-23 | 1996-06-26 | International Business Machines Corporation | Electronic circuit apparatus employing small disk drive with reconfigurable interface |
US5652857A (en) * | 1995-03-09 | 1997-07-29 | Fujitsu Limited | Disk control apparatus for recording and reproducing compression data to physical device of direct access type |
Family Cites Families (572)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2533264A (en) | 1946-10-11 | 1950-12-12 | Shand And Jurs Company | Valve construction for gauging tapes |
US2675333A (en) | 1949-12-17 | 1954-04-13 | American Pipe & Constr Co | Pipe apparatus |
US3490690A (en) | 1964-10-26 | 1970-01-20 | Ibm | Data reduction system |
US3394352A (en) | 1965-07-22 | 1968-07-23 | Electronic Image Systems Corp | Method of and apparatus for code communication |
US3471639A (en) | 1966-10-03 | 1969-10-07 | Xerox Corp | Shift/count control circuit |
US4021782A (en) | 1974-01-07 | 1977-05-03 | Hoerning John S | Data compaction system and apparatus |
US4032893A (en) | 1976-01-23 | 1977-06-28 | Sperry Rand Corporation | Reconfigurable data bus |
US4054951A (en) | 1976-06-30 | 1977-10-18 | International Business Machines Corporation | Data expansion apparatus |
US4127518A (en) | 1977-06-16 | 1978-11-28 | Coy David Howard | Novel derivatives of gamma-endorphins, intermediates therefor, and compositions and methods employing said derivatives |
US4302775A (en) | 1978-12-15 | 1981-11-24 | Compression Labs, Inc. | Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback |
US4394774A (en) | 1978-12-15 | 1983-07-19 | Compression Labs, Inc. | Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback |
EP0162479B1 (en) | 1980-02-04 | 1990-03-21 | Texas Instruments Incorporated | Speech synthesis system |
US4360840A (en) | 1980-05-13 | 1982-11-23 | Am International, Inc. | Real time data compression/decompression scheme for facsimile transmission system |
US4386416A (en) | 1980-06-02 | 1983-05-31 | Mostek Corporation | Data compression, encryption, and in-line transmission system |
US4325085A (en) | 1980-06-09 | 1982-04-13 | Digital Communications Corporation | Method and apparatus for adaptive facsimile compression using a two dimensional maximum likelihood predictor |
JPS57169865A (en) * | 1981-04-14 | 1982-10-19 | Fuji Xerox Co Ltd | Picture information storage device |
US4464650A (en) | 1981-08-10 | 1984-08-07 | Sperry Corporation | Apparatus and method for compressing data signals and restoring the compressed data signals |
US4494108A (en) | 1981-11-09 | 1985-01-15 | International Business Machines Corporation | Adaptive source modeling for data file compression within bounded memory |
US4499499A (en) | 1982-12-29 | 1985-02-12 | International Business Machines Corporation | Method for identification and compression of facsimile symbols in text processing systems |
US4574351A (en) * | 1983-03-03 | 1986-03-04 | International Business Machines Corporation | Apparatus for compressing and buffering data |
US4814746A (en) * | 1983-06-01 | 1989-03-21 | International Business Machines Corporation | Data compression method |
US4558302A (en) | 1983-06-20 | 1985-12-10 | Sperry Corporation | High speed data compression and decompression apparatus and method |
US4568983A (en) | 1983-12-07 | 1986-02-04 | The Mead Corporation | Image data compression/decompression |
US5045848A (en) | 1984-04-10 | 1991-09-03 | Fnn | Method of encoding market data and transmitting by radio to a plurality of receivers |
JPS60256860A (en) | 1984-06-01 | 1985-12-18 | Hitachi Ltd | Logical integration circuit |
GB8416496D0 (en) | 1984-06-28 | 1984-08-01 | King R A | Encoding method |
US4754351A (en) * | 1984-08-22 | 1988-06-28 | Maxtor Corporation | Method and apparatus for controlling radial disk displacement in Winchester disk drives |
US4956808A (en) | 1985-01-07 | 1990-09-11 | International Business Machines Corporation | Real time data transformation and transmission overlapping device |
US5128963A (en) | 1985-01-31 | 1992-07-07 | Sony Corporation | 3-mode PCM/DPCM/APCM maximizing dynamic range |
GB2172127B (en) | 1985-03-06 | 1988-10-12 | Ferranti Plc | Data compression system |
US4646061A (en) * | 1985-03-13 | 1987-02-24 | Racal Data Communications Inc. | Data communication with modified Huffman coding |
US4626829A (en) | 1985-08-19 | 1986-12-02 | Intelligent Storage Inc. | Data compression using run length encoding and statistical encoding |
US4748638A (en) | 1985-10-30 | 1988-05-31 | Microcom, Inc. | Data telecommunications system and method for transmitting compressed data |
US5027376A (en) | 1985-10-30 | 1991-06-25 | Microcom Systems, Inc. | Data telecommunications system and method for transmitting compressed data |
US4682150A (en) | 1985-12-09 | 1987-07-21 | Ncr Corporation | Data compression method and apparatus |
US4745559A (en) * | 1985-12-27 | 1988-05-17 | Reuters Limited | Method and system for dynamically controlling the content of a local receiver data base from a transmitted data base in an information retrieval communication network |
US4750135A (en) | 1986-05-01 | 1988-06-07 | Reuters Limited | Method for dynamically creating a receiver definable local trading instrument displayable record from a remotely transmitted trading instrument common data stream |
US5247646A (en) | 1986-05-15 | 1993-09-21 | Aquidneck Systems International, Inc. | Compressed data optical disk storage system |
US5034914A (en) | 1986-05-15 | 1991-07-23 | Aquidneck Systems International, Inc. | Optical disk data storage method and apparatus with buffered interface |
US4730348A (en) * | 1986-09-19 | 1988-03-08 | Adaptive Computer Technologies | Adaptive data compression system |
US4813040A (en) | 1986-10-31 | 1989-03-14 | Futato Steven P | Method and apparatus for transmitting digital data and real-time digitalized voice information over a communications channel |
JPH0815263B2 (en) | 1986-12-12 | 1996-02-14 | 株式会社日立製作所 | Data compression / decompression method |
US4906995A (en) * | 1986-12-12 | 1990-03-06 | Sangamo Weston, Inc. | Data compression apparatus and method for data recorder |
US4862167A (en) | 1987-02-24 | 1989-08-29 | Hayes Microcomputer Products, Inc. | Adaptive data compression method and apparatus |
JPS63250277A (en) | 1987-03-20 | 1988-10-18 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Status input generator |
US4965675A (en) | 1987-05-15 | 1990-10-23 | Canon Kabushiki Kaisha | Method and apparatus for after-recording sound on a medium having pre-recorded video thereon |
US4729020A (en) | 1987-06-01 | 1988-03-01 | Delta Information Systems | System for formatting digital signals to be transmitted |
US4866601A (en) | 1987-09-24 | 1989-09-12 | Ncr Corporation | Digital data bus architecture for computer disk drive controller |
US5079630A (en) | 1987-10-05 | 1992-01-07 | Intel Corporation | Adaptive video compression system |
US4876541A (en) | 1987-10-15 | 1989-10-24 | Data Compression Corporation | Stem for dynamically compressing and decompressing electronic data |
US4870415A (en) | 1987-10-19 | 1989-09-26 | Hewlett-Packard Company | Data compression system with expansion protection |
US4804959A (en) * | 1987-11-10 | 1989-02-14 | International Business Machines Corporation | Method and apparatus using multiple codes to increase storage capacity |
US4953324A (en) | 1987-12-07 | 1990-09-04 | Nova-Tech Engineering, Inc. | Personnel door for a RF shielded room |
US4888812A (en) | 1987-12-18 | 1989-12-19 | International Business Machines Corporation | Document image processing system |
US4890282A (en) | 1988-03-08 | 1989-12-26 | Network Equipment Technologies, Inc. | Mixed mode compression for data transmission |
US4897717A (en) | 1988-03-30 | 1990-01-30 | Starsignal, Inc. | Computer-based video compression system |
EP0339589A3 (en) | 1988-04-28 | 1992-01-02 | Sharp Kabushiki Kaisha | Orthogonal transform coding system for image data |
US4906991A (en) | 1988-04-29 | 1990-03-06 | Xerox Corporation | Textual substitution data compression with finite length search windows |
US5046027A (en) | 1988-11-08 | 1991-09-03 | Massachusetts General Hospital | Apparatus and method for processing and displaying images in a digital procesor based system |
US5179651A (en) * | 1988-11-08 | 1993-01-12 | Massachusetts General Hospital | Apparatus for retrieval and processing of selected archived images for display at workstation terminals |
US5016009A (en) | 1989-01-13 | 1991-05-14 | Stac, Inc. | Data compression apparatus and method |
US5003307A (en) | 1989-01-13 | 1991-03-26 | Stac, Inc. | Data compression apparatus with shift register search means |
US5126739A (en) | 1989-01-13 | 1992-06-30 | Stac Electronics | Data compression apparatus and method |
US5146221A (en) | 1989-01-13 | 1992-09-08 | Stac, Inc. | Data compression apparatus and method |
US5379351A (en) | 1992-02-19 | 1995-01-03 | Integrated Information Technology, Inc. | Video compression/decompression processing and processors |
US5353132A (en) | 1989-02-06 | 1994-10-04 | Canon Kabushiki Kaisha | Image processing device |
US4929946A (en) * | 1989-02-09 | 1990-05-29 | Storage Technology Corporation | Adaptive data compression apparatus including run length encoding for a tape drive system |
US5267333A (en) | 1989-02-28 | 1993-11-30 | Sharp Kabushiki Kaisha | Image compressing apparatus and image coding synthesizing method |
WO1990010993A1 (en) | 1989-03-16 | 1990-09-20 | Fujitsu Limited | Video/audio multiplex transmission system |
US5113522A (en) * | 1989-05-17 | 1992-05-12 | International Business Machines Corporation | Data processing system with system resource management for itself and for an associated alien processor |
CA2020084C (en) | 1989-06-29 | 1994-10-18 | Kohei Iseda | Voice coding/decoding system having selected coders and entropy coders |
US5065447A (en) | 1989-07-05 | 1991-11-12 | Iterated Systems, Inc. | Method and apparatus for processing digital data |
IL91221A (en) * | 1989-08-04 | 1995-03-30 | Ibm Israel | Method for the compression of binary text |
US5121342A (en) * | 1989-08-28 | 1992-06-09 | Network Communications Corporation | Apparatus for analyzing communication networks |
US5191431A (en) * | 1989-08-29 | 1993-03-02 | Canon Kabushiki Kaisha | Recording apparatus having plural operating modes involving diverse signal compression rates and different apportioning of pilot signal recording area |
US4988998A (en) | 1989-09-05 | 1991-01-29 | Storage Technology Corporation | Data compression system for successively applying at least two data compression methods to an input data stream |
US5209220A (en) * | 1989-10-05 | 1993-05-11 | Olympus Optical Co., Ltd. | Endoscope image data compressing apparatus |
US5109433A (en) | 1989-10-13 | 1992-04-28 | Microsoft Corporation | Compressing and decompressing text files |
US5028922A (en) | 1989-10-30 | 1991-07-02 | Industrial Technology Research Institute | Multiplexed encoder and decoder with address mark generation/check and precompensation circuits |
US5097261A (en) * | 1989-11-22 | 1992-03-17 | International Business Machines Corporation | Data compression for recording on a record medium |
US5109226A (en) | 1989-11-22 | 1992-04-28 | International Business Machines Corporation | Parallel processors sequentially encoding/decoding compaction maintaining format compatibility |
GB9001335D0 (en) | 1990-01-19 | 1990-03-21 | Hewlett Packard Ltd | Data storage on tape |
GB9001312D0 (en) | 1990-01-19 | 1990-03-21 | Hewlett Packard Ltd | Storage of compressed data |
US5483470A (en) * | 1990-03-06 | 1996-01-09 | At&T Corp. | Timing verification by successive approximation |
US5270832A (en) | 1990-03-14 | 1993-12-14 | C-Cube Microsystems | System for compression and decompression of video data using discrete cosine transform and coding techniques |
US5046119A (en) | 1990-03-16 | 1991-09-03 | Apple Computer, Inc. | Method and apparatus for compressing and decompressing color video data with an anti-aliasing mode |
US5103306A (en) | 1990-03-28 | 1992-04-07 | Transitions Research Corporation | Digital image compression employing a resolution gradient |
US5045852A (en) | 1990-03-30 | 1991-09-03 | International Business Machines Corporation | Dynamic model selection during data compression |
US5091782A (en) | 1990-04-09 | 1992-02-25 | General Instrument Corporation | Apparatus and method for adaptively compressing successive blocks of digital video |
US5410671A (en) | 1990-05-01 | 1995-04-25 | Cyrix Corporation | Data compression/decompression processor |
US5309555A (en) * | 1990-05-15 | 1994-05-03 | International Business Machines Corporation | Realtime communication of hand drawn images in a multiprogramming window environment |
US5237675A (en) | 1990-06-04 | 1993-08-17 | Maxtor Corporation | Apparatus and method for efficient organization of compressed data on a hard disk utilizing an estimated compression factor |
US5049881A (en) | 1990-06-18 | 1991-09-17 | Intersecting Concepts, Inc. | Apparatus and method for very high data rate-compression incorporating lossless data compression and expansion utilizing a hashing technique |
US5247638A (en) | 1990-06-18 | 1993-09-21 | Storage Technology Corporation | Apparatus for compressing data in a dynamically mapped virtual data storage subsystem |
US5167034A (en) | 1990-06-18 | 1992-11-24 | International Business Machines Corporation | Data integrity for compaction devices |
US5307497A (en) * | 1990-06-25 | 1994-04-26 | International Business Machines Corp. | Disk operating system loadable from read only memory using installable file system interface |
US5379757A (en) * | 1990-08-28 | 1995-01-10 | Olympus Optical Co. Ltd. | Method of compressing endoscope image data based on image characteristics |
US5115309A (en) | 1990-09-10 | 1992-05-19 | At&T Bell Laboratories | Method and apparatus for dynamic channel bandwidth allocation among multiple parallel video coders |
US5227893A (en) | 1990-10-31 | 1993-07-13 | International Business Machines Corporation | Pseudo-bar code control of image transmission |
GB2251097B (en) | 1990-12-08 | 1995-05-10 | Dowty Information Systems | An adaptive data compression system |
US5237460A (en) | 1990-12-14 | 1993-08-17 | Ceram, Inc. | Storage of compressed data on random access storage devices |
US5627995A (en) * | 1990-12-14 | 1997-05-06 | Alfred P. Gnadinger | Data compression and decompression using memory spaces of more than one size |
DE69132063T2 (en) | 1990-12-28 | 2000-09-14 | Canon Kk | Image coding with optimization of the generated code amount |
US5132992A (en) | 1991-01-07 | 1992-07-21 | Paul Yurt | Audio and video transmission and receiving system |
JPH04241576A (en) | 1991-01-14 | 1992-08-28 | Matsushita Graphic Commun Syst Inc | Image encoder |
JPH04241681A (en) | 1991-01-16 | 1992-08-28 | Fujitsu Ltd | Storage device of compression switching system |
US5249053A (en) | 1991-02-05 | 1993-09-28 | Dycam Inc. | Filmless digital camera with selective image compression |
US5333212A (en) | 1991-03-04 | 1994-07-26 | Storm Technology | Image compression technique with regionally selective compression ratio |
US5150430A (en) | 1991-03-15 | 1992-09-22 | The Board Of Trustees Of The Leland Stanford Junior University | Lossless data compression circuit and method |
CA2062200A1 (en) | 1991-03-15 | 1992-09-16 | Stephen C. Purcell | Decompression processor for video applications |
CA2065578C (en) * | 1991-04-22 | 1999-02-23 | David W. Carr | Packet-based data compression method |
US5289580A (en) | 1991-05-10 | 1994-02-22 | Unisys Corporation | Programmable multiple I/O interface controller |
US5212742A (en) * | 1991-05-24 | 1993-05-18 | Apple Computer, Inc. | Method and apparatus for encoding/decoding image data |
US5263168A (en) * | 1991-06-03 | 1993-11-16 | Motorola, Inc. | Circuitry for automatically entering and terminating an initialization mode in a data processing system in response to a control signal |
US5341440A (en) | 1991-07-12 | 1994-08-23 | Earl Joseph G | Method and apparatus for increasing information compressibility |
US5159336A (en) | 1991-08-13 | 1992-10-27 | Iomega Corporation | Tape controller with data compression and error correction sharing a common buffer |
US5414850A (en) * | 1991-08-23 | 1995-05-09 | Stac Electronics, Inc. | System for transparently compressing data files in a computer system |
JPH0561951A (en) * | 1991-08-30 | 1993-03-12 | Fujitsu Ltd | Image processor |
DE4229710B4 (en) | 1991-09-09 | 2008-06-05 | Samsung Electronics Co., Ltd. | Digital audio data storage system and digital audio system equipped therewith |
US5455943A (en) | 1992-10-08 | 1995-10-03 | Salient Software, Inc. | Method and apparatus for finding longest and closest matching string in history buffer prior to current string |
US5155484A (en) | 1991-09-13 | 1992-10-13 | Salient Software, Inc. | Fast data compressor with direct lookup table indexing into history buffer |
US5243341A (en) | 1992-06-01 | 1993-09-07 | Hewlett Packard Company | Lempel-Ziv compression scheme with enhanced adapation |
US5373290A (en) | 1991-09-25 | 1994-12-13 | Hewlett-Packard Corporation | Apparatus and method for managing multiple dictionaries in content addressable memory based data compression |
US5175543A (en) | 1991-09-25 | 1992-12-29 | Hewlett-Packard Company | Dictionary reset performance enhancement for data compression applications |
JPH0588793A (en) * | 1991-09-30 | 1993-04-09 | Toshiba Corp | Extension system |
US5619995A (en) | 1991-11-12 | 1997-04-15 | Lobodzinski; Suave M. | Motion video transformation system and method |
US5227878A (en) | 1991-11-15 | 1993-07-13 | At&T Bell Laboratories | Adaptive coding and decoding of frames and fields of video |
US5293576A (en) | 1991-11-21 | 1994-03-08 | Motorola, Inc. | Command authentication process |
KR960006761B1 (en) * | 1991-12-07 | 1996-05-23 | 삼성전자주식회사 | Transform coding & decoding method incorporating adpatively selecting transform method |
US5396228A (en) * | 1992-01-16 | 1995-03-07 | Mobile Telecommunications Technologies | Methods and apparatus for compressing and decompressing paging data |
FR2687259B1 (en) | 1992-02-11 | 1994-05-06 | Ouest Standard Telematique Sa | DATA COMPRESSION METHOD FOR PROTOCOL DATA UNIT TRANSMISSION SYSTEM, DECOMPRESSION METHOD, AND CORRESPONDING DEVICE. |
GB2264838B (en) * | 1992-02-21 | 1995-08-30 | Samsung Electronics Co Ltd | Video recording apparatus |
US5355498A (en) | 1992-02-25 | 1994-10-11 | Sun Microsystems, Inc. | Method and apparatus for booting a computer system without loading a device driver into memory |
US5406278A (en) * | 1992-02-28 | 1995-04-11 | Intersecting Concepts, Inc. | Method and apparatus for data compression having an improved matching algorithm which utilizes a parallel hashing technique |
US5632037A (en) * | 1992-03-27 | 1997-05-20 | Cyrix Corporation | Microprocessor having power management circuitry with coprocessor support |
US5379036A (en) * | 1992-04-01 | 1995-01-03 | Storer; James A. | Method and apparatus for data compression |
US5287420A (en) * | 1992-04-08 | 1994-02-15 | Supermac Technology | Method for image compression on a personal computer |
US5243348A (en) | 1992-04-27 | 1993-09-07 | Motorola, Inc. | Partitioned digital encoder and method for encoding bit groups in parallel |
US5408542A (en) | 1992-05-12 | 1995-04-18 | Apple Computer, Inc. | Method and apparatus for real-time lossless compression and decompression of image data |
IL105638A0 (en) * | 1992-05-13 | 1993-09-22 | Southwest Bell Tech Resources | Storage controlling system and method for transferring information |
US5590317A (en) | 1992-05-27 | 1996-12-31 | Hitachi, Ltd. | Document information compression and retrieval system and document information registration and retrieval method |
US5615287A (en) | 1994-12-02 | 1997-03-25 | The Regents Of The University Of California | Image compression technique |
GB2268667B (en) | 1992-06-24 | 1995-11-08 | Sony Broadcast & Communication | Serial data decoding |
GB2268666B (en) * | 1992-06-24 | 1996-03-20 | Sony Broadcast & Communication | Serial data decoding |
WO1994000945A1 (en) | 1992-06-25 | 1994-01-06 | Teledata Solutions, Inc. | Call distributor |
FR2692876B1 (en) | 1992-06-25 | 1996-03-08 | Heidelberger Druckmasch Ag | AUTOMATIC DEVICE FOR CAPTURING A RIPPED STRIP OF PAPER. |
US5671355A (en) | 1992-06-26 | 1997-09-23 | Predacomm, Inc. | Reconfigurable network interface apparatus and method |
US5842033A (en) | 1992-06-30 | 1998-11-24 | Discovision Associates | Padding apparatus for passing an arbitrary number of bits through a buffer in a pipeline system |
JPH0628108A (en) * | 1992-07-09 | 1994-02-04 | Hitachi Ltd | Data storage system |
JPH0651989A (en) * | 1992-07-27 | 1994-02-25 | Nec Corp | Fast loading system of operating system in computer system |
US5802290A (en) | 1992-07-29 | 1998-09-01 | Virtual Computer Corporation | Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed |
US5475388A (en) | 1992-08-17 | 1995-12-12 | Ricoh Corporation | Method and apparatus for using finite state machines to perform channel modulation and error correction and entropy coding |
US5611024A (en) * | 1992-08-28 | 1997-03-11 | Compaq Computer Corporation | Data compression of bit map images |
US5403639A (en) * | 1992-09-02 | 1995-04-04 | Storage Technology Corporation | File server having snapshot application data groups |
US5406279A (en) * | 1992-09-02 | 1995-04-11 | Cirrus Logic, Inc. | General purpose, hash-based technique for single-pass lossless data compression |
US5479587A (en) | 1992-09-03 | 1995-12-26 | Hewlett-Packard Company | Page printer having adaptive data compression for memory minimization |
US5836003A (en) | 1993-08-26 | 1998-11-10 | Visnet Ltd. | Methods and means for image and voice compression |
US5590306A (en) | 1992-09-08 | 1996-12-31 | Fuji Photo Film Co., Ltd. | Memory card management system for writing data with usage and recording codes made significant |
US5394534A (en) | 1992-09-11 | 1995-02-28 | International Business Machines Corporation | Data compression/decompression and storage of compressed and uncompressed data on a same removable data storage medium |
US5357614A (en) | 1992-09-17 | 1994-10-18 | Rexon/Tecmar, Inc. | Data compression controller |
US5437020A (en) | 1992-10-03 | 1995-07-25 | Intel Corporation | Method and circuitry for detecting lost sectors of data in a solid state memory disk |
GB2271252A (en) | 1992-10-03 | 1994-04-06 | Ibm | Data compression in a computer workstation |
US5557749A (en) | 1992-10-15 | 1996-09-17 | Intel Corporation | System for automatically compressing and decompressing data for sender and receiver processes upon determination of a common compression/decompression method understood by both sender and receiver processes |
CA2108833A1 (en) | 1992-10-22 | 1994-04-23 | Masanori Ishii | File compression processor |
US5402146A (en) | 1992-10-23 | 1995-03-28 | International Business Machines Corporation | System and method for video compression with artifact dispersion control |
EP0595406A1 (en) | 1992-10-26 | 1994-05-04 | Koninklijke Philips Electronics N.V. | Radio device with signal compression |
US5479633A (en) | 1992-10-30 | 1995-12-26 | Intel Corporation | Method of controlling clean-up of a solid state memory disk storing floating sector data |
US5740395A (en) | 1992-10-30 | 1998-04-14 | Intel Corporation | Method and apparatus for cleaning up a solid state memory disk storing floating sector data |
US5400401A (en) * | 1992-10-30 | 1995-03-21 | Scientific Atlanta, Inc. | System and method for transmitting a plurality of digital services |
US5822781A (en) | 1992-10-30 | 1998-10-13 | Intel Corporation | Sector-based storage device emulator having variable-sized sector |
US5535369A (en) | 1992-10-30 | 1996-07-09 | Intel Corporation | Method for allocating memory in a solid state memory disk |
US5539865A (en) | 1992-11-10 | 1996-07-23 | Adobe Systems, Inc. | Method and apparatus for processing data for a visual-output device with reduced buffer memory requirements |
US5638498A (en) * | 1992-11-10 | 1997-06-10 | Adobe Systems Incorporated | Method and apparatus for reducing storage requirements for display data |
US5991515A (en) | 1992-11-10 | 1999-11-23 | Adobe Systems Incorporated | Method and apparatus for compressing and decompressing data prior to display |
US5542071A (en) | 1992-11-13 | 1996-07-30 | Video Associates Labs, Inc. | System for determining communication speed of parallel printer port of computer by using start timer and stop timer commands within data combined with embedded strobe |
US5841971A (en) | 1992-12-17 | 1998-11-24 | Voxson International Pty. Limited | Information transmission system for transmitting video signals over cellular telephone networks |
US5467087A (en) | 1992-12-18 | 1995-11-14 | Apple Computer, Inc. | High speed lossless data compression system |
US5374916A (en) | 1992-12-18 | 1994-12-20 | Apple Computer, Inc. | Automatic electronic data type identification process |
US5367629A (en) | 1992-12-18 | 1994-11-22 | Sharevision Technology, Inc. | Digital video compression system utilizing vector adaptive transform |
US5467134A (en) | 1992-12-22 | 1995-11-14 | Microsoft Corporation | Method and system for compressing video data |
US5455576A (en) | 1992-12-23 | 1995-10-03 | Hewlett Packard Corporation | Apparatus and methods for Lempel Ziv data compression with improved management of multiple dictionaries in content addressable memory |
US5546395A (en) | 1993-01-08 | 1996-08-13 | Multi-Tech Systems, Inc. | Dynamic selection of compression rate for a voice compression algorithm in a voice over data modem |
US5544286A (en) | 1993-01-29 | 1996-08-06 | Microsoft Corporation | Digital video data compression technique |
KR100276427B1 (en) | 1993-01-30 | 2000-12-15 | 윤종용 | Device for compression and decompression of image data |
US5583500A (en) | 1993-02-10 | 1996-12-10 | Ricoh Corporation | Method and apparatus for parallel encoding and decoding of data |
US5381145A (en) | 1993-02-10 | 1995-01-10 | Ricoh Corporation | Method and apparatus for parallel decoding and encoding of data |
US5717394A (en) * | 1993-02-10 | 1998-02-10 | Ricoh Company Ltd. | Method and apparatus for encoding and decoding data |
US5555407A (en) | 1993-02-17 | 1996-09-10 | Home Information Services, Inc. | Method of and apparatus for reduction of bandwidth requirements in the provision of electronic information and transaction services through communication networks |
US5586285A (en) | 1993-02-19 | 1996-12-17 | Intel Corporation | Method and circuitry for increasing reserve memory in a solid state memory disk |
US5533051A (en) | 1993-03-12 | 1996-07-02 | The James Group | Method for data compression |
US5479638A (en) | 1993-03-26 | 1995-12-26 | Cirrus Logic, Inc. | Flash memory mass storage architecture incorporation wear leveling technique |
US5420639A (en) * | 1993-04-01 | 1995-05-30 | Scientific-Atlanta, Inc. | Rate adaptive huffman coding |
US5389922A (en) | 1993-04-13 | 1995-02-14 | Hewlett-Packard Company | Compression using small dictionaries with applications to network packets |
US5794229A (en) | 1993-04-16 | 1998-08-11 | Sybase, Inc. | Database system with methodology for storing a database table by vertically partitioning all columns of the table |
JP2505980B2 (en) * | 1993-04-16 | 1996-06-12 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Static dictionary creation method and computer execution system |
US5918225A (en) | 1993-04-16 | 1999-06-29 | Sybase, Inc. | SQL-based database system with improved indexing methodology |
US5542031A (en) | 1993-04-30 | 1996-07-30 | Douglass; Clay S. | Halftone computer imager |
US5354315A (en) | 1993-06-04 | 1994-10-11 | Intermedics, Inc. | Cardiac stimulator with data converter for cardiac signal |
GB2278973B (en) | 1993-06-11 | 1997-10-29 | Quantel Ltd | Video image processing systems |
KR960703257A (en) | 1993-06-11 | 1996-06-19 | 카로타 바-스미스 | Hard disk drive card which satisfies two type PMS model (TYPE II PCMCIA HARD DISK DRIVE CARD) |
GB9314516D0 (en) | 1993-07-13 | 1993-08-25 | Philips Electronics Uk Ltd | Digital communications system and a reiceiving apparatus for use in the system |
GB2280566B (en) * | 1993-07-30 | 1997-06-11 | Sony Uk Ltd | Video data compression |
CH686984A5 (en) | 1993-09-07 | 1996-08-15 | Max Hugentobler | Electronic Uebersetzungsgeraet. |
US5610657A (en) | 1993-09-14 | 1997-03-11 | Envistech Inc. | Video compression using an iterative error data coding method |
US5452287A (en) | 1993-09-20 | 1995-09-19 | Motorola, Inc. | Method of negotiation of protocols, classes, and options in computer and communication networks providing mixed packet, frame, cell, and circuit services |
JP2972501B2 (en) | 1993-09-20 | 1999-11-08 | 富士通株式会社 | I / O subsystem and exclusive control method in I / O subsystem |
EP0651314A1 (en) | 1993-10-27 | 1995-05-03 | International Business Machines Corporation | An apparatus and method for thermally protecting a processing device |
US5771354A (en) | 1993-11-04 | 1998-06-23 | Crawford; Christopher M. | Internet online backup system provides remote storage for customers using IDs and passwords which were interactively established when signing up for backup services |
US5454107A (en) | 1993-11-30 | 1995-09-26 | Vlsi Technologies | Cache memory support in an integrated memory system |
JP2932920B2 (en) | 1993-11-30 | 1999-08-09 | 富士ゼロックス株式会社 | Information storage device |
JP3161189B2 (en) * | 1993-12-03 | 2001-04-25 | 株式会社日立製作所 | Storage system |
US5524272A (en) | 1993-12-22 | 1996-06-04 | Gte Airfone Incorporated | Method and apparatus for distributing program material |
US5602764A (en) | 1993-12-22 | 1997-02-11 | Storage Technology Corporation | Comparing prioritizing memory for string searching in a data compression system |
JPH07205496A (en) | 1994-01-14 | 1995-08-08 | Oki Electric Ind Co Ltd | Page printer and method for data compression |
DE69515923T2 (en) | 1994-01-27 | 2000-12-21 | Hewlett Packard Co | Automatic optimization of paper images |
US5488364A (en) | 1994-02-28 | 1996-01-30 | Sam H. Eulmi | Recursive data compression |
US5488365A (en) | 1994-03-01 | 1996-01-30 | Hewlett-Packard Company | Method and apparatus for compressing and decompressing short blocks of data |
US5563961A (en) * | 1994-03-03 | 1996-10-08 | Radius Inc. | Video data compression method and system which measures compressed data storage time to optimize compression rate |
US5629732A (en) * | 1994-03-29 | 1997-05-13 | The Trustees Of Columbia University In The City Of New York | Viewer controllable on-demand multimedia service |
US5805834A (en) | 1994-03-30 | 1998-09-08 | Zilog, Inc. | Hot reconfigurable parallel bus bridging circuit |
US5805932A (en) | 1994-04-22 | 1998-09-08 | Sony Corporation | System for transmitting compressed data if compression ratio is at least preset ratio and pre-compressed data if compression ratio is less than preset ratio |
US5506872A (en) * | 1994-04-26 | 1996-04-09 | At&T Corp. | Dynamic compression-rate selection arrangement |
US5635632A (en) * | 1994-04-26 | 1997-06-03 | Cytec Technology Corp. | Settling process analysis device and method |
US5546475A (en) | 1994-04-29 | 1996-08-13 | International Business Machines Corporation | Produce recognition system |
US5574952A (en) | 1994-05-11 | 1996-11-12 | International Business Machines Corporation | Data storage system and method for operating a disk controller including allocating disk space for compressed data |
US6031937A (en) | 1994-05-19 | 2000-02-29 | Next Software, Inc. | Method and apparatus for video compression using block and wavelet techniques |
US5486826A (en) * | 1994-05-19 | 1996-01-23 | Ps Venture 1 Llc | Method and apparatus for iterative compression of digital data |
US5506844A (en) * | 1994-05-20 | 1996-04-09 | Compression Labs, Inc. | Method for configuring a statistical multiplexer to dynamically allocate communication channel bandwidth |
US6195391B1 (en) | 1994-05-31 | 2001-02-27 | International Business Machines Corporation | Hybrid video compression/decompression system |
US5838996A (en) | 1994-05-31 | 1998-11-17 | International Business Machines Corporation | System for determining presence of hardware decompression, selectively enabling hardware-based and software-based decompression, and conditioning the hardware when hardware decompression is available |
US5581715A (en) | 1994-06-22 | 1996-12-03 | Oak Technologies, Inc. | IDE/ATA CD drive controller having a digital signal processor interface, dynamic random access memory, data error detection and correction, and a host interface |
US5767898A (en) | 1994-06-23 | 1998-06-16 | Sanyo Electric Co., Ltd. | Three-dimensional image coding by merger of left and right images |
US5987432A (en) | 1994-06-29 | 1999-11-16 | Reuters, Ltd. | Fault-tolerant central ticker plant system for distributing financial market data |
AU698055B2 (en) | 1994-07-14 | 1998-10-22 | Johnson-Grace Company | Method and apparatus for compressing images |
US5561421A (en) | 1994-07-28 | 1996-10-01 | International Business Machines Corporation | Access method data compression with system-built generic dictionaries |
US5535311A (en) | 1994-07-28 | 1996-07-09 | Hewlett-Packard Company | Method and apparatus for image-type determination to enable choice of an optimum data compression procedure |
US5740460A (en) | 1994-07-29 | 1998-04-14 | Discovision Associates | Arrangement for processing packetized data |
US5901278A (en) | 1994-08-18 | 1999-05-04 | Konica Corporation | Image recording apparatus with a memory means to store image data |
US5574953A (en) | 1994-08-19 | 1996-11-12 | Hewlett-Packard Company | Storing compressed data in non-contiguous memory |
FR2724074A1 (en) | 1994-08-31 | 1996-03-01 | Philips Electronics Nv | DIGITAL COMPRESSED SOUND RECORDER. |
US5553160A (en) | 1994-09-01 | 1996-09-03 | Intel Corporation | Method and apparatus for dynamically selecting an image compression process based on image size and color resolution |
US5586264A (en) | 1994-09-08 | 1996-12-17 | Ibm Corporation | Video optimized media streamer with cache management |
US5664226A (en) | 1994-09-08 | 1997-09-02 | International Business Machines Corporation | System for merging plurality of atomic data elements into single synchronized file by assigning ouput rate to each channel in response to presentation time duration |
US5883975A (en) * | 1994-09-12 | 1999-03-16 | Nippon Steel Corporation | Compression and decompression methods on two-dimensional image data |
JP3240495B2 (en) * | 1994-09-14 | 2001-12-17 | エー・アイ・ソフト株式会社 | Lossless data encoding method and device, and decompression device |
US6195465B1 (en) | 1994-09-21 | 2001-02-27 | Ricoh Company, Ltd. | Method and apparatus for compression using reversible wavelet transforms and an embedded codestream |
US5867602A (en) | 1994-09-21 | 1999-02-02 | Ricoh Corporation | Reversible wavelet transform and embedded codestream manipulation |
US6549666B1 (en) | 1994-09-21 | 2003-04-15 | Ricoh Company, Ltd | Reversible embedded wavelet system implementation |
US5604824A (en) * | 1994-09-22 | 1997-02-18 | Houston Advanced Research Center | Method and apparatus for compression and decompression of documents and the like using splines and spline-wavelets |
US5765027A (en) | 1994-09-26 | 1998-06-09 | Toshiba American Information Systems, Inc. | Network controller which enables the local processor to have greater access to at least one memory device than the host computer in response to a control signal |
US5561824A (en) | 1994-10-04 | 1996-10-01 | International Business Machines Corporation | Storage management of data for ensuring communication of minimal length data |
US5635932A (en) | 1994-10-17 | 1997-06-03 | Fujitsu Limited | Lempel-ziv compression with expulsion of dictionary buffer matches |
JPH08116534A (en) | 1994-10-18 | 1996-05-07 | Seiko Epson Corp | Image data coder, its method, image data encoder and its method |
US5630092A (en) * | 1994-10-20 | 1997-05-13 | International Business Machines | System and method for transferring compressed and uncompressed data between storage systems |
US5671413A (en) | 1994-10-31 | 1997-09-23 | Intel Corporation | Method and apparatus for providing basic input/output services in a computer |
US5649032A (en) | 1994-11-14 | 1997-07-15 | David Sarnoff Research Center, Inc. | System for automatically aligning images to form a mosaic image |
US5652795A (en) | 1994-11-14 | 1997-07-29 | Hughes Electronics | Method and apparatus for an adapter card providing conditional access in a communication system |
US7190284B1 (en) * | 1994-11-16 | 2007-03-13 | Dye Thomas A | Selective lossless, lossy, or no compression of data based on address range, data type, and/or requesting agent |
US6170047B1 (en) | 1994-11-16 | 2001-01-02 | Interactive Silicon, Inc. | System and method for managing system memory and/or non-volatile memory using a memory controller with integrated compression and decompression capabilities |
US6002411A (en) * | 1994-11-16 | 1999-12-14 | Interactive Silicon, Inc. | Integrated video and memory controller with data processing and graphical processing capabilities |
KR100209877B1 (en) | 1994-11-26 | 1999-07-15 | 윤종용 | Variable length coding encoder and decoder using multiple huffman table |
US6215904B1 (en) | 1994-11-30 | 2001-04-10 | Xerox Corporation | Apparatus and method for selecting encoding schemes based upon image content |
US5684478A (en) | 1994-12-06 | 1997-11-04 | Cennoid Technologies, Inc. | Method and apparatus for adaptive data compression |
US5642506A (en) * | 1994-12-14 | 1997-06-24 | International Business Machines Corporation | Method and apparatus for initializing a multiprocessor system |
US5613069A (en) * | 1994-12-16 | 1997-03-18 | Tony Walker | Non-blocking packet switching network with dynamic routing codes having incoming packets diverted and temporarily stored in processor inputs when network ouput is not available |
JP2831602B2 (en) * | 1995-01-13 | 1998-12-02 | 富士通株式会社 | Compressed data management device and compressed data management method |
JPH08204577A (en) | 1995-01-26 | 1996-08-09 | Sega Enterp Ltd | Method and device for data encoding and those for decoding |
US5990810A (en) | 1995-02-17 | 1999-11-23 | Williams; Ross Neil | Method for partitioning a block of data into subblocks and for storing and communcating such subblocks |
US5870036A (en) * | 1995-02-24 | 1999-02-09 | International Business Machines Corporation | Adaptive multiple dictionary data compression |
JP3302246B2 (en) | 1995-03-14 | 2002-07-15 | 株式会社リコー | Encoding device |
US5668737A (en) | 1995-03-22 | 1997-09-16 | Pixel Magic, Inc. | High-speed data processor and coding method |
US5627534A (en) * | 1995-03-23 | 1997-05-06 | International Business Machines Corporation | Dual stage compression of bit mapped image data using refined run length and LZ compression |
JP3749752B2 (en) | 1995-03-24 | 2006-03-01 | アイティーティー・マニュファクチャリング・エンタープライジズ・インコーポレーテッド | Block adaptive differential pulse code modulation system |
US5655138A (en) | 1995-04-11 | 1997-08-05 | Elonex I. P. Holdings | Apparatus and method for peripheral device control with integrated data compression |
US5884269A (en) | 1995-04-17 | 1999-03-16 | Merging Technologies | Lossless compression/decompression of digital audio data |
US5623483A (en) | 1995-05-11 | 1997-04-22 | Lucent Technologies Inc. | Synchronization system for networked multimedia streams |
US5778411A (en) | 1995-05-16 | 1998-07-07 | Symbios, Inc. | Method for virtual to physical mapping in a mapped compressed virtual storage subsystem |
US5724475A (en) * | 1995-05-18 | 1998-03-03 | Kirsten; Jeff P. | Compressed digital video reload and playback system |
US5692159A (en) | 1995-05-19 | 1997-11-25 | Digital Equipment Corporation | Configurable digital signal interface using field programmable gate array to reformat data |
US5841979A (en) | 1995-05-25 | 1998-11-24 | Information Highway Media Corp. | Enhanced delivery of audio data |
US6215983B1 (en) | 1995-06-02 | 2001-04-10 | Trw Inc. | Method and apparatus for complex phase equalization for use in a communication system |
US5623701A (en) * | 1995-06-06 | 1997-04-22 | International Business Machines Corporation | Data compression method and structure for a direct access storage device |
US5537658A (en) | 1995-06-07 | 1996-07-16 | International Business Machines Corporation | Distributed directory method and structure for direct access storage device (DASD) data compression |
US6219754B1 (en) | 1995-06-07 | 2001-04-17 | Advanced Micro Devices Inc. | Processor with decompressed video bus |
JPH0969951A (en) * | 1995-06-20 | 1997-03-11 | Ricoh Co Ltd | Encoding method and decoding method |
KR100224815B1 (en) | 1995-06-23 | 1999-10-15 | 윤종용 | Data compression and expansion method |
US5917438A (en) | 1995-06-30 | 1999-06-29 | Victor Company Of Japan, Ltd. | Data storing and outputting apparatus |
US5729228A (en) * | 1995-07-06 | 1998-03-17 | International Business Machines Corp. | Parallel compression and decompression using a cooperative dictionary |
JPH0981763A (en) | 1995-07-07 | 1997-03-28 | Oki Data:Kk | Method and device for compressing character and image mixed data |
US5666560A (en) | 1995-08-03 | 1997-09-09 | International Business Machines Corporation | Storage method and hierarchical padding structure for direct access storage device (DASD) data compression |
US5864342A (en) * | 1995-08-04 | 1999-01-26 | Microsoft Corporation | Method and system for rendering graphical objects to image chunks |
US5793371A (en) * | 1995-08-04 | 1998-08-11 | Sun Microsystems, Inc. | Method and apparatus for geometric compression of three-dimensional graphics data |
US6195125B1 (en) | 1995-08-11 | 2001-02-27 | Canon Kabushiki Kaisha | Pixel shifting image sensor with a different number of images sensed in each mode |
US5825830A (en) * | 1995-08-17 | 1998-10-20 | Kopf; David A. | Method and apparatus for the compression of audio, video or other data |
US5710562A (en) | 1995-08-31 | 1998-01-20 | Ricoh Company Ltd. | Method and apparatus for compressing arbitrary data |
JP3407838B2 (en) | 1995-09-05 | 2003-05-19 | ソニー株式会社 | Video on demand system |
US5657452A (en) | 1995-09-08 | 1997-08-12 | U.S. Robotics Corp. | Transparent support of protocol and data compression features for data communication |
US5907801A (en) | 1995-09-22 | 1999-05-25 | At&T Wireless Services, Inc. | Apparatus and method for optimizing wireless financial transactions |
US5764774A (en) * | 1995-09-25 | 1998-06-09 | Intermec Corporation | Source data compression and decompression in code symbol printing and decoding |
TW439380B (en) | 1995-10-09 | 2001-06-07 | Hitachi Ltd | Terminal apparatus |
US5819215A (en) | 1995-10-13 | 1998-10-06 | Dobson; Kurt | Method and apparatus for wavelet based data compression having adaptive bit rate control for compression of digital audio or other sensory data |
US6058459A (en) | 1996-08-26 | 2000-05-02 | Stmicroelectronics, Inc. | Video/audio decompression/compression device including an arbiter and method for accessing a shared memory |
US5799110A (en) | 1995-11-09 | 1998-08-25 | Utah State University Foundation | Hierarchical adaptive multistage vector quantization |
US5909557A (en) | 1995-11-20 | 1999-06-01 | Lucent Technologies Inc. | Integrated circuit with programmable bus configuration |
US5812883A (en) | 1995-11-22 | 1998-09-22 | Mitsubishi Chemical America, Inc. | System for reading and storing formatting information after formatting a first storage medium and using the stored formatting information to format a second storage medium |
SE9504368D0 (en) * | 1995-12-05 | 1995-12-05 | Esab Ab | Hopsvetsningsanordning |
US5696927A (en) | 1995-12-21 | 1997-12-09 | Advanced Micro Devices, Inc. | Memory paging system and method including compressed page mapping hierarchy |
US5847762A (en) | 1995-12-27 | 1998-12-08 | Thomson Consumer Electronics, Inc. | MPEG system which decompresses and then recompresses MPEG video data before storing said recompressed MPEG video data into memory |
US5686916A (en) | 1995-12-28 | 1997-11-11 | Philips Electronics North America Corp. | Multi-code-book variable length decoder |
US5784572A (en) | 1995-12-29 | 1998-07-21 | Lsi Logic Corporation | Method and apparatus for compressing video and voice signals according to different standards |
JPH09188009A (en) | 1996-01-09 | 1997-07-22 | Canon Inc | Printer and data compressing method therein |
US5671389A (en) | 1996-01-11 | 1997-09-23 | Quantum Corporation | Adaptive compression caching for tape recording |
US6021433A (en) * | 1996-01-26 | 2000-02-01 | Wireless Internet, Inc. | System and method for transmission of data |
US6618728B1 (en) | 1996-01-31 | 2003-09-09 | Electronic Data Systems Corporation | Multi-process compression |
JP3277792B2 (en) * | 1996-01-31 | 2002-04-22 | 株式会社日立製作所 | Data compression method and apparatus |
JP3258552B2 (en) * | 1996-02-08 | 2002-02-18 | 富士通株式会社 | Data compression device and data decompression device |
US5818369A (en) | 1996-03-07 | 1998-10-06 | Pegasus Imaging Corporation | Rapid entropy coding for data compression or decompression |
JP3305190B2 (en) * | 1996-03-11 | 2002-07-22 | 富士通株式会社 | Data compression device and data decompression device |
US5881104A (en) | 1996-03-25 | 1999-03-09 | Sony Corporation | Voice messaging system having user-selectable data compression modes |
US5774715A (en) | 1996-03-27 | 1998-06-30 | Sun Microsystems, Inc. | File system level compression using holes |
US5809337A (en) | 1996-03-29 | 1998-09-15 | Intel Corporation | Mass storage devices utilizing high speed serial communications |
US5987590A (en) | 1996-04-02 | 1999-11-16 | Texas Instruments Incorporated | PC circuits, systems and methods |
US5717787A (en) | 1996-04-16 | 1998-02-10 | The Regents Of The University Of California | Method for data compression by associating complex numbers with files of data values |
US5742773A (en) | 1996-04-18 | 1998-04-21 | Microsoft Corporation | Method and system for audio compression negotiation for multiple channels |
ES2143759T3 (en) | 1996-04-18 | 2000-05-16 | Nokia Mobile Phones Ltd | VIDEO DATA ENCODER AND DECODER. |
US5839100A (en) | 1996-04-22 | 1998-11-17 | Wegener; Albert William | Lossless and loss-limited compression of sampled data signals |
US5864678A (en) * | 1996-05-08 | 1999-01-26 | Apple Computer, Inc. | System for detecting and reporting data flow imbalance between computers using grab rate outflow rate arrival rate and play rate |
US5719862A (en) * | 1996-05-14 | 1998-02-17 | Pericom Semiconductor Corp. | Packet-based dynamic de-skewing for network switch with local or central clock |
JPH09307726A (en) * | 1996-05-17 | 1997-11-28 | Oki Data:Kk | Image compression and restoring device |
FI962381A (en) | 1996-06-07 | 1997-12-08 | Nokia Telecommunications Oy | Compressing data on a communication connection |
US5654703A (en) | 1996-06-17 | 1997-08-05 | Hewlett-Packard Company | Parallel data compression and decompression |
US5974387A (en) | 1996-06-19 | 1999-10-26 | Yamaha Corporation | Audio recompression from higher rates for karaoke, video games, and other applications |
US5818530A (en) | 1996-06-19 | 1998-10-06 | Thomson Consumer Electronics, Inc. | MPEG compatible decoder including a dual stage data reduction network |
US5825424A (en) | 1996-06-19 | 1998-10-20 | Thomson Consumer Electronics, Inc. | MPEG system which decompresses and recompresses image data before storing image data in a memory and in accordance with a resolution of a display device |
DE19624528B4 (en) | 1996-06-20 | 2009-05-20 | Robert Bosch Gmbh | Method for controlling information transmission between components and component for carrying out the method |
US6115384A (en) * | 1996-06-20 | 2000-09-05 | Fourelle Systems, Inc | Gateway architecture for data communication bandwidth-constrained and charge-by-use networks |
WO1997049042A1 (en) | 1996-06-21 | 1997-12-24 | Organic Systems, Inc. | Dynamically reconfigurable hardware system for real-time control of processes |
US6026217A (en) * | 1996-06-21 | 2000-02-15 | Digital Equipment Corporation | Method and apparatus for eliminating the transpose buffer during a decomposed forward or inverse 2-dimensional discrete cosine transform through operand decomposition storage and retrieval |
US6222886B1 (en) | 1996-06-24 | 2001-04-24 | Kabushiki Kaisha Toshiba | Compression based reduced memory video decoder |
US5889961A (en) * | 1996-06-27 | 1999-03-30 | International Business Machines Corporation | Disk drive having program to be executed by a second processor stored in a first processor's ROM in a compressed form |
US5974471A (en) | 1996-07-19 | 1999-10-26 | Advanced Micro Devices, Inc. | Computer system having distributed compression and decompression logic for compressed data movement |
JPH1051642A (en) | 1996-07-31 | 1998-02-20 | Fuji Xerox Co Ltd | Image processor |
JP3859815B2 (en) | 1996-08-02 | 2006-12-20 | シャープ株式会社 | Compressed information storage device |
US5951623A (en) | 1996-08-06 | 1999-09-14 | Reynar; Jeffrey C. | Lempel- Ziv data compression technique utilizing a dictionary pre-filled with frequent letter combinations, words and/or phrases |
US5936616A (en) | 1996-08-07 | 1999-08-10 | Microsoft Corporation | Method and system for accessing and displaying a compressed display image in a computer system |
US6134631A (en) | 1996-08-19 | 2000-10-17 | Hyundai Electronics America, Inc. | Non-volatile memory with embedded programmable controller |
US5812789A (en) | 1996-08-26 | 1998-09-22 | Stmicroelectronics, Inc. | Video and/or audio decompression and/or compression device that shares a memory interface |
US5850565A (en) | 1996-08-26 | 1998-12-15 | Novell, Inc. | Data compression method and apparatus |
JP3276860B2 (en) | 1996-09-02 | 2002-04-22 | 富士通株式会社 | Data compression / decompression method |
US5768445A (en) | 1996-09-13 | 1998-06-16 | Silicon Graphics, Inc. | Compression and decompression scheme performed on shared workstation memory by media coprocessor |
US5748904A (en) * | 1996-09-13 | 1998-05-05 | Silicon Integrated Systems Corp. | Method and system for segment encoded graphic data compression |
US6233017B1 (en) | 1996-09-16 | 2001-05-15 | Microsoft Corporation | Multimedia compression system with adaptive block sizes |
US5835788A (en) | 1996-09-18 | 1998-11-10 | Electronics For Imaging | System for transferring input/output data independently through an input/output bus interface in response to programmable instructions stored in a program memory |
TW360823B (en) | 1996-09-30 | 1999-06-11 | Hitachi Ltd | Data processor and graphic processor |
US5982723A (en) | 1996-09-30 | 1999-11-09 | Laser Dynamics, Inc. | Data recording and reproducing method for multi-layered optical disk system |
US6175856B1 (en) | 1996-09-30 | 2001-01-16 | Apple Computer, Inc. | Method and apparatus for dynamic selection of compression processing during teleconference call initiation |
US5807036A (en) | 1996-10-04 | 1998-09-15 | Lostlen; Tad K. | Adjustable drill jig |
DE19644193C2 (en) | 1996-10-24 | 2001-04-19 | Bosch Gmbh Robert | Integrated overload protection device with temperature sensor |
US5956487A (en) | 1996-10-25 | 1999-09-21 | Hewlett-Packard Company | Embedding web access mechanism in an appliance for user interface functions including a web server and web browser |
WO1999008186A1 (en) * | 1997-08-06 | 1999-02-18 | Macronix International Co., Ltd. | Fault-tolerant architecture for in-circuit programming |
US5974235A (en) | 1996-10-31 | 1999-10-26 | Sensormatic Electronics Corporation | Apparatus having flexible capabilities for analysis of video information |
EP1458187A3 (en) | 1996-10-31 | 2004-11-10 | Sensormatic Electronics Corporation | Intelligent video information management system |
US5861920A (en) * | 1996-11-08 | 1999-01-19 | Hughes Electronics Corporation | Hierarchical low latency video compression |
US5870087A (en) * | 1996-11-13 | 1999-02-09 | Lsi Logic Corporation | MPEG decoder system and method having a unified memory for transport decode and system controller functions |
US5838927A (en) | 1996-11-22 | 1998-11-17 | Webtv Networks | Method and apparatus for compressing a continuous, indistinct data stream |
JPH10154101A (en) | 1996-11-26 | 1998-06-09 | Toshiba Corp | Data storage system and cache controlling method applying to the system |
US6185625B1 (en) | 1996-12-20 | 2001-02-06 | Intel Corporation | Scaling proxy server sending to the client a graphical user interface for establishing object encoding preferences after receiving the client's request for the object |
US5982937A (en) | 1996-12-24 | 1999-11-09 | Electronics For Imaging, Inc. | Apparatus and method for hybrid compression of raster data |
US5987022A (en) | 1996-12-27 | 1999-11-16 | Motorola, Inc. | Method for transmitting multiple-protocol packetized data |
US6141053A (en) | 1997-01-03 | 2000-10-31 | Saukkonen; Jukka I. | Method of optimizing bandwidth for transmitting compressed video data streams |
US5757852A (en) * | 1997-01-24 | 1998-05-26 | Western Atlas International, Inc. | Method for compression of high resolution seismic data |
US6078958A (en) | 1997-01-31 | 2000-06-20 | Hughes Electronics Corporation | System for allocating available bandwidth of a concentrated media output |
US5964842A (en) | 1997-01-31 | 1999-10-12 | Network Computing Devices, Inc. | Method and apparatus for scaling data compression based on system capacity |
US6317714B1 (en) | 1997-02-04 | 2001-11-13 | Microsoft Corporation | Controller and associated mechanical characters operable for continuously performing received control data while engaging in bidirectional communications over a single communications channel |
US6452933B1 (en) | 1997-02-07 | 2002-09-17 | Lucent Technologies Inc. | Fair queuing system with adaptive bandwidth redistribution |
US5938737A (en) | 1997-02-14 | 1999-08-17 | Stanford Telecommunications, Inc. | Internet upstream request compression |
JPH10233986A (en) | 1997-02-21 | 1998-09-02 | Hitachi Ltd | Video signal recorder |
US6073232A (en) * | 1997-02-25 | 2000-06-06 | International Business Machines Corporation | Method for minimizing a computer's initial program load time after a system reset or a power-on using non-volatile storage |
US5832443A (en) | 1997-02-25 | 1998-11-03 | Alaris, Inc. | Method and apparatus for adaptive audio compression and decompression |
US5960465A (en) | 1997-02-27 | 1999-09-28 | Novell, Inc. | Apparatus and method for directly accessing compressed data utilizing a compressed memory address translation unit and compression descriptor table |
US6057790A (en) | 1997-02-28 | 2000-05-02 | Fujitsu Limited | Apparatus and method for data compression/expansion using block-based coding with top flag |
US6169241B1 (en) * | 1997-03-03 | 2001-01-02 | Yamaha Corporation | Sound source with free compression and expansion of voice independently of pitch |
CA2283591C (en) | 1997-03-07 | 2006-01-31 | Intelligent Compression Technologies | Data coding network |
FR2760872B1 (en) * | 1997-03-17 | 2000-06-09 | Alsthom Cge Alcatel | METHOD FOR OPTIMIZING THE COMPRESSION OF IMAGE DATA, WITH AUTOMATIC SELECTION OF COMPRESSION CONDITIONS |
US6094634A (en) | 1997-03-26 | 2000-07-25 | Fujitsu Limited | Data compressing apparatus, data decompressing apparatus, data compressing method, data decompressing method, and program recording medium |
US5909559A (en) | 1997-04-04 | 1999-06-01 | Texas Instruments Incorporated | Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width |
US5978483A (en) | 1997-04-07 | 1999-11-02 | Inkel Corporation | Securely encrypted remote keyless entry system |
US5886655A (en) * | 1997-04-09 | 1999-03-23 | Hewlett-Packard Company | Arithmetic coding context model that accelerates adaptation for small amounts of data |
US6079630A (en) * | 1997-04-11 | 2000-06-27 | Schroeder; Rick A. | Railway grade crossing apparatus and method of installation |
US5818368A (en) | 1997-04-18 | 1998-10-06 | Premier Research, Llc | Method and apparatus for lossless digital data compression |
US5943692A (en) | 1997-04-30 | 1999-08-24 | International Business Machines Corporation | Mobile client computer system with flash memory management utilizing a virtual address map and variable length data |
JP3938971B2 (en) * | 1997-04-30 | 2007-06-27 | 富士通株式会社 | Data processing circuit for pattern matching |
US5990884A (en) | 1997-05-02 | 1999-11-23 | Sony Corporation | Control of multimedia information with interface specification stored on multimedia component |
US6000009A (en) | 1997-05-06 | 1999-12-07 | International Business Machines Corporation | Method and apparatus for allocation of disk memory space for compressed data records |
US5920326A (en) | 1997-05-30 | 1999-07-06 | Hewlett Packard Company | Caching and coherency control of multiple geometry accelerators in a computer graphics system |
TW338132B (en) | 1997-06-28 | 1998-08-11 | United Microelectronics Corp | The adaptive selecting method for memory access priority control in MPEG processor |
US5915079A (en) | 1997-06-17 | 1999-06-22 | Hewlett-Packard Company | Multi-path data processing pipeline |
US6198842B1 (en) | 1997-06-19 | 2001-03-06 | International Business Machines Corporation | Multi-spectral image compression with bounded loss |
US5923860A (en) | 1997-06-25 | 1999-07-13 | Compaq Computer Corp. | Apparatus, method and system for remote peripheral component interconnect bus using accelerated graphics port logic circuits |
US6014694A (en) * | 1997-06-26 | 2000-01-11 | Citrix Systems, Inc. | System for adaptive video/audio transport over a network |
US6097520A (en) | 1997-06-30 | 2000-08-01 | Microsoft Corporation | Remote control receiver and method of operation |
US6028725A (en) * | 1997-06-30 | 2000-02-22 | Emc Corporation | Method and apparatus for increasing disc drive performance |
US6092123A (en) | 1997-07-17 | 2000-07-18 | International Business Machines Corporation | Method and apparatus for changing functions of a hardware device using two or more communication channels |
US6003115A (en) * | 1997-07-29 | 1999-12-14 | Quarterdeck Corporation | Method and apparatus for predictive loading of a cache |
US6879266B1 (en) | 1997-08-08 | 2005-04-12 | Quickshift, Inc. | Memory module including scalable embedded parallel data compression and decompression engines |
US6404919B1 (en) | 1997-08-14 | 2002-06-11 | Minolta Co., Ltd. | Image processor for encoding image data |
US5996033A (en) | 1997-09-04 | 1999-11-30 | Chiu-Hao; Cheng | Data compression device comprising input connector for connecting to game player system, output connector for connecting to memory card, and virtual memory page switch |
US6032148A (en) * | 1997-09-15 | 2000-02-29 | Hewlett-Packard Company | Multilevel storage system with hybrid data compression |
US6091777A (en) * | 1997-09-18 | 2000-07-18 | Cubic Video Technologies, Inc. | Continuously adaptive digital video compression system and method for a web streamer |
US5874907A (en) | 1997-09-19 | 1999-02-23 | International Business Machines Corporation | Method and apparatus for providing improved data compression efficiency for an adaptive data compressor |
US6032197A (en) | 1997-09-25 | 2000-02-29 | Microsoft Corporation | Data packet header compression for unidirectional transmission |
US6097845A (en) | 1997-10-21 | 2000-08-01 | Canon Kabushiki Kaisha | Image discriminator |
JP3755697B2 (en) | 1997-10-31 | 2006-03-15 | 日本ビクター株式会社 | Broadcast receiving apparatus and method thereof |
US6092071A (en) | 1997-11-04 | 2000-07-18 | International Business Machines Corporation | Dedicated input/output processor method and apparatus for access and storage of compressed data |
US6216157B1 (en) | 1997-11-14 | 2001-04-10 | Yahoo! Inc. | Method and apparatus for a client-server system with heterogeneous clients |
US6938073B1 (en) | 1997-11-14 | 2005-08-30 | Yahoo! Inc. | Method and apparatus for re-formatting web pages |
JPH11149376A (en) | 1997-11-14 | 1999-06-02 | Toyo Commun Equip Co Ltd | Boot loader circuit |
US6098114A (en) | 1997-11-14 | 2000-08-01 | 3Ware | Disk array system for processing and tracking the completion of I/O requests |
US6138164A (en) * | 1997-11-14 | 2000-10-24 | E-Parcel, Llc | System for minimizing screen refresh time using selectable compression speeds |
US6008743A (en) | 1997-11-19 | 1999-12-28 | International Business Machines Corporation | Method and apparatus for switching between data compression modes |
US5955976A (en) | 1997-12-02 | 1999-09-21 | Hughes Electronics Corporation | Data compression for use with a communications channel |
US6489902B2 (en) | 1997-12-02 | 2002-12-03 | Hughes Electronics Corporation | Data compression for use with a communications channel |
US6098158A (en) * | 1997-12-18 | 2000-08-01 | International Business Machines Corporation | Software-enabled fast boot |
JPH11184703A (en) * | 1997-12-19 | 1999-07-09 | Nec Corp | Information processor and boot method |
US6105130A (en) * | 1997-12-23 | 2000-08-15 | Adaptec, Inc. | Method for selectively booting from a desired peripheral device |
US6279045B1 (en) | 1997-12-29 | 2001-08-21 | Kawasaki Steel Corporation | Multimedia interface having a multimedia processor and a field programmable gate array |
EP0928070A3 (en) | 1997-12-29 | 2000-11-08 | Phone.Com Inc. | Compression of documents with markup language that preserves syntactical structure |
US5968149A (en) | 1998-01-07 | 1999-10-19 | International Business Machines Corporation | Tandem operation of input/output data compression modules |
US6175650B1 (en) | 1998-01-26 | 2001-01-16 | Xerox Corporation | Adaptive quantization compatible with the JPEG baseline sequential mode |
US6121903A (en) | 1998-01-27 | 2000-09-19 | Infit Communications Ltd. | On-the-fly data re-compression |
US5945933A (en) | 1998-01-27 | 1999-08-31 | Infit Ltd. | Adaptive packet compression apparatus and method |
US6038346A (en) | 1998-01-29 | 2000-03-14 | Seiko Espoo Corporation | Runs of adaptive pixel patterns (RAPP) for lossless image compression |
US6442659B1 (en) * | 1998-02-17 | 2002-08-27 | Emc Corporation | Raid-type storage system and technique |
US6070179A (en) | 1998-02-20 | 2000-05-30 | International Business Machines Corporation | Method and system for compressing unicode data within a data processing system |
JPH11242631A (en) | 1998-02-26 | 1999-09-07 | Toshiba Corp | Computer system and data preserving/restoring method for the same |
US6075470A (en) | 1998-02-26 | 2000-06-13 | Research In Motion Limited | Block-wise adaptive statistical data compressor |
KR100257046B1 (en) | 1998-03-03 | 2000-05-15 | 윤종용 | An intelligent input/output controller for interface function switching |
JPH11265289A (en) | 1998-03-16 | 1999-09-28 | Mitsubishi Electric Corp | Information processor and high speed initial activation method for the same |
US6225922B1 (en) | 1998-03-16 | 2001-05-01 | Hewlett-Packard Company | System and method for compressing data using adaptive field encoding |
JPH11273268A (en) | 1998-03-18 | 1999-10-08 | Sony Corp | Disk drive device |
US6023233A (en) | 1998-03-20 | 2000-02-08 | Craven; Peter G. | Data rate control for variable rate compression systems |
US6661839B1 (en) | 1998-03-24 | 2003-12-09 | Advantest Corporation | Method and device for compressing and expanding data pattern |
US6244514B1 (en) | 1998-04-20 | 2001-06-12 | Ayao Wada | Smart card for storage and retrieval of digitally compressed color images |
US6078541A (en) | 1998-04-28 | 2000-06-20 | Mitsumi Electronics Co., Ltd. | Device controller having volatile and non-volatile memory for storage of decompressed and compressed data |
KR100283243B1 (en) * | 1998-05-11 | 2001-03-02 | 구자홍 | How to boot the operating system |
US6145020A (en) | 1998-05-14 | 2000-11-07 | Advanced Technology Materials, Inc. | Microcontroller incorporating an enhanced peripheral controller for automatic updating the configuration date of multiple peripherals by using a ferroelectric memory array |
US6421387B1 (en) | 1998-05-15 | 2002-07-16 | North Carolina State University | Methods and systems for forward error correction based loss recovery for interactive video transmission |
US6226667B1 (en) * | 1998-05-26 | 2001-05-01 | International Business Machines Corporation | Method and apparatus for preloading data in a distributed data processing system |
US6243829B1 (en) | 1998-05-27 | 2001-06-05 | Hewlett-Packard Company | Memory controller supporting redundant synchronous memories |
JP4060442B2 (en) * | 1998-05-28 | 2008-03-12 | 富士通株式会社 | Memory device |
US6230223B1 (en) | 1998-06-01 | 2001-05-08 | Compaq Computer Corporation | Dual purpose apparatus method and system for accelerated graphics or second memory interface |
US6606413B1 (en) | 1998-06-01 | 2003-08-12 | Trestle Acquisition Corp. | Compression packaged image transmission for telemicroscopy |
US6198850B1 (en) * | 1998-06-12 | 2001-03-06 | Xerox Corporation | System and method for segmentation dependent lossy and lossless compression for higher quality |
US6862278B1 (en) | 1998-06-18 | 2005-03-01 | Microsoft Corporation | System and method using a packetized encoded bitstream for parallel compression and decompression |
US6513113B1 (en) * | 1998-06-19 | 2003-01-28 | Ricoh Company, Ltd. | Electronic instrument adapted to be selectively booted either from externally-connectable storage unit or from internal nonvolatile rewritable memory |
US6711709B1 (en) * | 1998-06-24 | 2004-03-23 | Unisys Corporation | Integrated block checking system for rapid file transfer of compressed data |
US5956490A (en) | 1998-06-30 | 1999-09-21 | Motorola, Inc. | Method, client device, server and computer readable medium for specifying and negotiating compression of uniform resource identifiers |
JP4242970B2 (en) | 1998-07-09 | 2009-03-25 | 富士通株式会社 | Data compression method and data compression apparatus |
JP2000050268A (en) | 1998-07-31 | 2000-02-18 | Minolta Co Ltd | Image coding device |
US6237054B1 (en) | 1998-09-14 | 2001-05-22 | Advanced Micro Devices, Inc. | Network interface unit including a microcontroller having multiple configurable logic blocks, with a test/program bus for performing a plurality of selected functions |
US6192155B1 (en) | 1998-09-16 | 2001-02-20 | Xerox Corporation | Systems and methods for reducing boundary artifacts in hybrid compression |
US6529633B1 (en) * | 1998-09-16 | 2003-03-04 | Texas Instruments Incorporated | Parallel difference coding method for lossless compression and real time decompression |
US6158000A (en) | 1998-09-18 | 2000-12-05 | Compaq Computer Corporation | Shared memory initialization method for system having multiple processor capability |
US6963608B1 (en) | 1998-10-02 | 2005-11-08 | General Instrument Corporation | Method and apparatus for providing rate control in a video encoder |
US6182125B1 (en) * | 1998-10-13 | 2001-01-30 | 3Com Corporation | Methods for determining sendable information content based on a determined network latency |
JP4182571B2 (en) * | 1998-10-21 | 2008-11-19 | 東栄技工株式会社 | Cylinder cover bore cool hole repair method |
US6330622B1 (en) * | 1998-10-23 | 2001-12-11 | Intel Corporation | Direct processor access via an external multi-purpose interface |
US6272627B1 (en) * | 1998-10-30 | 2001-08-07 | Ati International Srl | Method and apparatus for booting up a computing system with enhanced graphics |
US6192082B1 (en) * | 1998-11-13 | 2001-02-20 | Compaq Computer Corporation | Digital television data format conversion with automatic parity detection |
US6282641B1 (en) * | 1998-11-18 | 2001-08-28 | Phoenix Technologies Ltd. | System for reconfiguring a boot device by swapping the logical device number of a user selected boot drive to a currently configured boot drive |
US6708220B1 (en) * | 1998-11-19 | 2004-03-16 | X/Net Associates, Inc. | System and method for in-stream data compression |
US6624761B2 (en) | 1998-12-11 | 2003-09-23 | Realtime Data, Llc | Content independent data compression method and system |
US6195024B1 (en) | 1998-12-11 | 2001-02-27 | Realtime Data, Llc | Content independent data compression method and system |
US9792308B2 (en) | 1998-12-11 | 2017-10-17 | Realtime Data, Llc | Content estimation data compression |
US6272628B1 (en) * | 1998-12-14 | 2001-08-07 | International Business Machines Corporation | Boot code verification and recovery |
US6404931B1 (en) | 1998-12-14 | 2002-06-11 | Microsoft Corporation | Code book construction for variable to variable length entropy encoding |
US6300888B1 (en) | 1998-12-14 | 2001-10-09 | Microsoft Corporation | Entrophy code mode switching for frequency-domain audio coding |
US6434695B1 (en) | 1998-12-23 | 2002-08-13 | Apple Computer, Inc. | Computer operating system using compressed ROM image in RAM |
US6661845B1 (en) | 1999-01-14 | 2003-12-09 | Vianix, Lc | Data compression system and method |
US6539438B1 (en) | 1999-01-15 | 2003-03-25 | Quickflex Inc. | Reconfigurable computing system and method and apparatus employing same |
US6487640B1 (en) | 1999-01-19 | 2002-11-26 | International Business Machines Corporation | Memory access request reordering to reduce memory access latency |
US6463509B1 (en) * | 1999-01-26 | 2002-10-08 | Motive Power, Inc. | Preloading data in a cache memory according to user-specified preload criteria |
US6356589B1 (en) | 1999-01-28 | 2002-03-12 | International Business Machines Corporation | Sharing reference data between multiple encoders parallel encoding a sequence of video frames |
US7538694B2 (en) | 1999-01-29 | 2009-05-26 | Mossman Holdings Llc | Network device with improved storage density and access speed using compression techniques |
US7129860B2 (en) | 1999-01-29 | 2006-10-31 | Quickshift, Inc. | System and method for performing scalable embedded parallel data decompression |
US6885319B2 (en) | 1999-01-29 | 2005-04-26 | Quickshift, Inc. | System and method for generating optimally compressed data from a plurality of data compression/decompression engines implementing different data compression algorithms |
US6819271B2 (en) | 1999-01-29 | 2004-11-16 | Quickshift, Inc. | Parallel compression and decompression system and method having multiple parallel compression and decompression engines |
US6145069A (en) | 1999-01-29 | 2000-11-07 | Interactive Silicon, Inc. | Parallel decompression and compression system and method for improving storage density and access speed for non-volatile memory and embedded memory devices |
US6208273B1 (en) | 1999-01-29 | 2001-03-27 | Interactive Silicon, Inc. | System and method for performing scalable embedded parallel data compression |
US20010054131A1 (en) | 1999-01-29 | 2001-12-20 | Alvarez Manuel J. | System and method for perfoming scalable embedded parallel data compression |
US6822589B1 (en) | 1999-01-29 | 2004-11-23 | Quickshift, Inc. | System and method for performing scalable embedded parallel data decompression |
US6460044B1 (en) | 1999-02-02 | 2002-10-01 | Jinbo Wang | Intelligent method for computer file compression |
US6601104B1 (en) * | 1999-03-11 | 2003-07-29 | Realtime Data Llc | System and methods for accelerated data storage and retrieval |
US6604158B1 (en) | 1999-03-11 | 2003-08-05 | Realtime Data, Llc | System and methods for accelerated data storage and retrieval |
US6185659B1 (en) | 1999-03-23 | 2001-02-06 | Storage Technology Corporation | Adapting resource use to improve performance in a caching memory system |
US6317818B1 (en) | 1999-03-30 | 2001-11-13 | Microsoft Corporation | Pre-fetching of pages prior to a hard page fault sequence |
US6633968B2 (en) | 1999-03-30 | 2003-10-14 | Microsoft Corporation | Pre-fetching of pages prior to a hard page fault sequence |
US6609223B1 (en) | 1999-04-06 | 2003-08-19 | Kencast, Inc. | Method for packet-level fec encoding, in which on a source packet-by-source packet basis, the error correction contributions of a source packet to a plurality of wildcard packets are computed, and the source packet is transmitted thereafter |
US6345307B1 (en) * | 1999-04-30 | 2002-02-05 | General Instrument Corporation | Method and apparatus for compressing hypertext transfer protocol (HTTP) messages |
US7007099B1 (en) | 1999-05-03 | 2006-02-28 | Lucent Technologies Inc. | High speed multi-port serial-to-PCI bus interface |
US6308311B1 (en) | 1999-05-14 | 2001-10-23 | Xilinx, Inc. | Method for reconfiguring a field programmable gate array from a host |
US6952409B2 (en) | 1999-05-17 | 2005-10-04 | Jolitz Lynne G | Accelerator system and method |
US6597812B1 (en) | 1999-05-28 | 2003-07-22 | Realtime Data, Llc | System and method for lossless data compression and decompression |
US6459429B1 (en) | 1999-06-14 | 2002-10-01 | Sun Microsystems, Inc. | Segmenting compressed graphics data for parallel decompression and rendering |
US6449682B1 (en) * | 1999-06-18 | 2002-09-10 | Phoenix Technologies Ltd. | System and method for inserting one or more files onto mass storage |
US6169499B1 (en) | 1999-06-19 | 2001-01-02 | Unisys Corporation | LZW data compression/decompression apparatus and method with embedded run-length encoding/decoding |
US6356937B1 (en) | 1999-07-06 | 2002-03-12 | David Montville | Interoperable full-featured web-based and client-side e-mail system |
JP3812928B2 (en) | 1999-07-14 | 2006-08-23 | 株式会社日立製作所 | External storage device and information processing system |
US6539456B2 (en) * | 1999-10-13 | 2003-03-25 | Intel Corporation | Hardware acceleration of boot-up utilizing a non-volatile disk cache |
US6768749B1 (en) | 1999-10-14 | 2004-07-27 | Cisco Technology, Inc. | Dual-channel communications protocol providing enhanced capabilities for modems |
US6851047B1 (en) | 1999-10-15 | 2005-02-01 | Xilinx, Inc. | Configuration in a configurable system on a chip |
DE19950653B4 (en) | 1999-10-21 | 2020-01-16 | Ipcom Gmbh & Co. Kg | Method for operating a cellular network |
US6532121B1 (en) | 1999-10-25 | 2003-03-11 | Hewlett-Packard Company | Compression algorithm with embedded meta-data for partial record operation augmented with expansion joints |
US6449658B1 (en) | 1999-11-18 | 2002-09-10 | Quikcat.Com, Inc. | Method and apparatus for accelerating data through communication networks |
US7050639B1 (en) | 1999-11-24 | 2006-05-23 | General Electric Company | Image data compression employing multiple compression code tables |
US6792151B1 (en) | 1999-11-24 | 2004-09-14 | General Electric Company | Image data compression employing optimal subregion compression |
US6452602B1 (en) | 1999-12-13 | 2002-09-17 | Ati International Srl | Method and apparatus for storing compressed data |
CA2395852A1 (en) | 1999-12-23 | 2001-06-28 | Concept Shopping, Inc. | Techniques for optimizing promotion delivery |
US6735195B1 (en) | 1999-12-29 | 2004-05-11 | Nortel Networks Limited | Apparatus and method of minimizing delay of transmissions over a network |
AU2610701A (en) | 2000-01-03 | 2001-07-16 | Efeckta Technologies Corporation | Efficient and lossless conversion for transmission or storage of data |
US7096481B1 (en) | 2000-01-04 | 2006-08-22 | Emc Corporation | Preparation of metadata for splicing of encoded MPEG video and audio |
US20010047473A1 (en) | 2000-02-03 | 2001-11-29 | Realtime Data, Llc | Systems and methods for computer initialization |
US20030191876A1 (en) * | 2000-02-03 | 2003-10-09 | Fallon James J. | Data storewidth accelerator |
CN1426629A (en) | 2000-02-25 | 2003-06-25 | 物理光学公司 | Method and apparatus for optimized lossless compression using plurality of coders |
US6388584B1 (en) | 2000-03-16 | 2002-05-14 | Lucent Technologies Inc. | Method and apparatus for data compression of network packets |
US6392567B2 (en) | 2000-03-31 | 2002-05-21 | Fijitsu Limited | Apparatus for repeatedly compressing a data string and a method thereof |
JP2003530850A (en) * | 2000-04-14 | 2003-10-21 | ユニバーシティー オブ サウス カロライナ リサーチ ファウンデーション | Cloning, overexpression and therapeutic use of bioactive histidine ammonia lyase |
US6523102B1 (en) | 2000-04-14 | 2003-02-18 | Interactive Silicon, Inc. | Parallel compression/decompression system and method for implementation of in-memory compressed cache improving storage density and access speed for industry standard memory subsystems and in-line memory modules |
US7089391B2 (en) | 2000-04-14 | 2006-08-08 | Quickshift, Inc. | Managing a codec engine for memory compression/decompression operations using a data movement engine |
AU2001253613A1 (en) | 2000-04-17 | 2001-10-30 | Circadence Corporation | System and method for shifting functionality between multiple web servers |
US6731814B2 (en) | 2000-05-01 | 2004-05-04 | Xerox Corporation | Method for compressing digital documents with control of image quality and compression rate |
US6310563B1 (en) | 2000-05-12 | 2001-10-30 | International Business Machines Corporation | Method and apparatus for enhanced decompressor parsing |
US6856651B2 (en) * | 2000-07-25 | 2005-02-15 | Peribit Networks, Inc. | System and method for incremental and continuous data compression |
US6959110B1 (en) | 2000-08-17 | 2005-10-25 | Nvidia Corporation | Multi-mode texture compression algorithm |
US9143546B2 (en) | 2000-10-03 | 2015-09-22 | Realtime Data Llc | System and method for data feed acceleration and encryption |
US8692695B2 (en) * | 2000-10-03 | 2014-04-08 | Realtime Data, Llc | Methods for encoding and decoding data |
US7417568B2 (en) * | 2000-10-03 | 2008-08-26 | Realtime Data Llc | System and method for data feed acceleration and encryption |
US6868500B1 (en) * | 2000-10-26 | 2005-03-15 | Cypress Semiconductor Corporation | Power on reset circuit for a microcontroller |
AU2001230794A1 (en) | 2000-11-09 | 2002-05-21 | Realtime Data Llc | Content independent data compression method and system |
US7319667B1 (en) | 2000-11-15 | 2008-01-15 | Cisco Technology, Inc. | Communication system with priority data compression |
DE60144364D1 (en) | 2000-12-14 | 2011-05-19 | Sumitomo Rubber Ind | Device and method for tire identification and device and method for road condition evaluation |
US20020078241A1 (en) | 2000-12-15 | 2002-06-20 | Alfy, Inc. | Method of accelerating media transfer |
US6888893B2 (en) * | 2001-01-05 | 2005-05-03 | Microsoft Corporation | System and process for broadcast and communication with very low bit-rate bi-level or sketch video |
US6670894B2 (en) * | 2001-02-05 | 2003-12-30 | Carsten Mehring | System and method for keyboard independent touch typing |
US7386046B2 (en) | 2001-02-13 | 2008-06-10 | Realtime Data Llc | Bandwidth sensitive data compression and decompression |
US6606040B2 (en) | 2001-02-13 | 2003-08-12 | Mosaid Technologies, Inc. | Method and apparatus for adaptive data compression |
US7069342B1 (en) | 2001-03-01 | 2006-06-27 | Cisco Technology, Inc. | Communication system with content-based data compression |
US20030030575A1 (en) * | 2001-05-07 | 2003-02-13 | Harmonic Data Systems Ltd. | Lossless data compression |
US7024460B2 (en) | 2001-07-31 | 2006-04-04 | Bytemobile, Inc. | Service-based compression of content within a network communication system |
US7246177B2 (en) * | 2001-05-17 | 2007-07-17 | Cyber Ops, Llc | System and method for encoding and decoding data files |
US6756922B2 (en) | 2001-05-21 | 2004-06-29 | International Business Machines Corporation | Method and system for compression of a set of mostly similar strings allowing fast retrieval |
US6909745B1 (en) | 2001-06-05 | 2005-06-21 | At&T Corp. | Content adaptive video encoder |
US6704840B2 (en) * | 2001-06-19 | 2004-03-09 | Intel Corporation | Computer system and method of computer initialization with caching of option BIOS |
US7565441B2 (en) | 2001-07-23 | 2009-07-21 | Romanik Philip B | Image transfer and archival system |
US6723225B2 (en) | 2001-07-31 | 2004-04-20 | The United States Of America As Represented By The Secretary Of The Navy | Automobile engine disabling device |
US6650261B2 (en) | 2001-09-06 | 2003-11-18 | Xerox Corporation | Sliding window compression method utilizing defined match locations |
US6577254B2 (en) | 2001-11-14 | 2003-06-10 | Hewlett-Packard Development Company, L.P. | Data compression/decompression system |
JP3778087B2 (en) * | 2002-01-18 | 2006-05-24 | 富士ゼロックス株式会社 | Data encoding apparatus and data decoding apparatus |
US6944740B2 (en) | 2002-03-27 | 2005-09-13 | International Business Machines Corporation | Method for performing compressed I/O with memory expansion technology |
US6813689B2 (en) | 2002-03-29 | 2004-11-02 | Emc Corporation | Communications architecture for a high throughput storage processor employing extensive I/O parallelization |
US6547169B1 (en) * | 2002-06-25 | 2003-04-15 | Case Corporation | Crop residue spreader for an agricultural combine |
CN100539439C (en) | 2002-10-05 | 2009-09-09 | 数字方敦股份有限公司 | The system coding of chain reaction sign indicating number and decode system and method |
US7079051B2 (en) | 2004-03-18 | 2006-07-18 | James Andrew Storer | In-place differential compression |
US7496586B1 (en) | 2004-05-26 | 2009-02-24 | Sun Microsystems, Inc. | Method and apparatus for compressing data in a file system |
US7327287B2 (en) | 2004-12-09 | 2008-02-05 | Massachusetts Institute Of Technology | Lossy data compression exploiting distortion side information |
US7102544B1 (en) * | 2005-05-31 | 2006-09-05 | Altera Corporation | Method and system for improving memory interface data integrity in PLDs |
US7548657B2 (en) | 2005-06-25 | 2009-06-16 | General Electric Company | Adaptive video compression of graphical user interfaces using application metadata |
US7460032B2 (en) | 2005-10-27 | 2008-12-02 | Evault, Inc. | Methods and apparatus for performing adaptive compression |
WO2008087466A1 (en) | 2007-01-17 | 2008-07-24 | Rosen Stefanov | Run-length encoding of binary sequences followed by two independent compressions |
US20100011012A1 (en) | 2008-07-09 | 2010-01-14 | Rawson Andrew R | Selective Compression Based on Data Type and Client Capability |
US8004431B2 (en) | 2008-12-09 | 2011-08-23 | Qualcomm Incorporated | Fast parsing of variable-to-fixed-length codes |
JP6051989B2 (en) | 2013-03-21 | 2016-12-27 | マツダ株式会社 | Engine cooling system |
-
2001
- 2001-02-02 US US09/775,897 patent/US20010047473A1/en not_active Abandoned
- 2001-02-02 US US09/776,267 patent/US7181608B2/en not_active Expired - Lifetime
- 2001-02-02 US US09/775,905 patent/US6748457B2/en not_active Expired - Lifetime
- 2001-02-05 WO PCT/US2001/003712 patent/WO2001057659A2/en not_active Application Discontinuation
- 2001-02-05 EP EP09150508A patent/EP2053498A3/en not_active Withdrawn
- 2001-02-05 AU AU2001233322A patent/AU2001233322A1/en not_active Abandoned
- 2001-02-05 AU AU2001236677A patent/AU2001236677A1/en not_active Abandoned
- 2001-02-05 WO PCT/US2001/003711 patent/WO2001057642A2/en active Application Filing
- 2001-02-05 EP EP01908852A patent/EP1179194A1/en not_active Withdrawn
- 2001-02-05 EP EP01905443A patent/EP1242880A2/en not_active Withdrawn
-
2006
- 2006-10-19 US US11/551,211 patent/US8112619B2/en not_active Expired - Fee Related
- 2006-10-19 US US11/551,204 patent/US8090936B2/en not_active Expired - Fee Related
-
2011
- 2011-05-27 US US13/118,122 patent/US8880862B2/en not_active Expired - Fee Related
-
2012
- 2012-05-29 US US13/482,800 patent/US20120239921A1/en not_active Abandoned
-
2014
- 2014-11-03 US US14/530,974 patent/US9792128B2/en not_active Expired - Fee Related
-
2017
- 2017-09-07 US US15/697,975 patent/US20180143840A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5187793A (en) * | 1989-01-09 | 1993-02-16 | Intel Corporation | Processor with hierarchal memory and using meta-instructions for software control of loading, unloading and execution of machine instructions stored in the cache |
US5226176A (en) * | 1990-08-20 | 1993-07-06 | Microsystems, Inc. | System for selectively aborting operation or waiting to load required data based upon user response to non-availability of network load device |
DE4127518A1 (en) * | 1990-08-21 | 1992-02-27 | Tokico Ltd | Magnetic disc storage device for connecting to host processor - has start=up data region for data transferred to buffer memory at system start=up time |
EP0718751A2 (en) * | 1994-12-23 | 1996-06-26 | International Business Machines Corporation | Electronic circuit apparatus employing small disk drive with reconfigurable interface |
US5652857A (en) * | 1995-03-09 | 1997-07-29 | Fujitsu Limited | Disk control apparatus for recording and reproducing compression data to physical device of direct access type |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10033405B2 (en) | 1998-12-11 | 2018-07-24 | Realtime Data Llc | Data compression systems and method |
US10019458B2 (en) | 1999-03-11 | 2018-07-10 | Realtime Data Llc | System and methods for accelerated data storage and retrieval |
US9143546B2 (en) | 2000-10-03 | 2015-09-22 | Realtime Data Llc | System and method for data feed acceleration and encryption |
US9667751B2 (en) | 2000-10-03 | 2017-05-30 | Realtime Data, Llc | Data feed acceleration |
US9859919B2 (en) | 2000-10-03 | 2018-01-02 | Realtime Data Llc | System and method for data compression |
US9967368B2 (en) | 2000-10-03 | 2018-05-08 | Realtime Data Llc | Systems and methods for data block decompression |
US10284225B2 (en) | 2000-10-03 | 2019-05-07 | Realtime Data, Llc | Systems and methods for data compression |
US10419021B2 (en) | 2000-10-03 | 2019-09-17 | Realtime Data, Llc | Systems and methods of data compression |
US9762907B2 (en) | 2001-02-13 | 2017-09-12 | Realtime Adaptive Streaming, LLC | System and methods for video and audio data distribution |
US9769477B2 (en) | 2001-02-13 | 2017-09-19 | Realtime Adaptive Streaming, LLC | Video data compression systems |
US10212417B2 (en) | 2001-02-13 | 2019-02-19 | Realtime Adaptive Streaming Llc | Asymmetric data decompression systems |
WO2013053544A1 (en) * | 2011-10-11 | 2013-04-18 | Siemens Aktiengesellschaft | Computer system and method |
Also Published As
Publication number | Publication date |
---|---|
US20020069354A1 (en) | 2002-06-06 |
US6748457B2 (en) | 2004-06-08 |
US7181608B2 (en) | 2007-02-20 |
US8112619B2 (en) | 2012-02-07 |
US8090936B2 (en) | 2012-01-03 |
EP2053498A2 (en) | 2009-04-29 |
EP1242880A2 (en) | 2002-09-25 |
US20070043939A1 (en) | 2007-02-22 |
US20120239921A1 (en) | 2012-09-20 |
AU2001233322A1 (en) | 2001-08-14 |
EP1179194A1 (en) | 2002-02-13 |
EP2053498A3 (en) | 2010-09-01 |
US20110231642A1 (en) | 2011-09-22 |
US20150268969A1 (en) | 2015-09-24 |
US8880862B2 (en) | 2014-11-04 |
WO2001057642A3 (en) | 2002-05-02 |
US9792128B2 (en) | 2017-10-17 |
US20010052038A1 (en) | 2001-12-13 |
WO2001057659A2 (en) | 2001-08-09 |
US20010047473A1 (en) | 2001-11-29 |
WO2001057659A3 (en) | 2002-07-18 |
US20180143840A1 (en) | 2018-05-24 |
US20070083746A1 (en) | 2007-04-12 |
AU2001236677A1 (en) | 2001-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6748457B2 (en) | Data storewidth accelerator | |
US7376772B2 (en) | Data storewidth accelerator | |
US8929442B2 (en) | System and methods for video and audio data distribution | |
US6092071A (en) | Dedicated input/output processor method and apparatus for access and storage of compressed data | |
US5357614A (en) | Data compression controller | |
US9116908B2 (en) | System and methods for accelerated data storage and retrieval | |
CA2385492C (en) | Raid controller system and method with ata emulation host interface | |
US8073675B2 (en) | ATA emulation host interface in a RAID controller | |
US7251722B2 (en) | Semantic processor storage server architecture | |
US7130932B1 (en) | Method and apparatus for increasing the performance of communications between a host processor and a SATA or ATA device | |
US20070266205A1 (en) | System and Method for Customization of Network Controller Behavior, Based on Application-Specific Inputs | |
EP1188106B1 (en) | Systems and methods for a disk controller memory architecture | |
EP0929860B1 (en) | Method and apparatus for reading data from a storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2001908852 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2001908852 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |