WO2001088972A1 - Process for producing integrated circuits - Google Patents
Process for producing integrated circuits Download PDFInfo
- Publication number
- WO2001088972A1 WO2001088972A1 PCT/FI2001/000473 FI0100473W WO0188972A1 WO 2001088972 A1 WO2001088972 A1 WO 2001088972A1 FI 0100473 W FI0100473 W FI 0100473W WO 0188972 A1 WO0188972 A1 WO 0188972A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- metal
- layer
- copper
- metal oxide
- process according
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76823—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. transforming an insulating layer into a conductive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76862—Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
Definitions
- This invention relates to manufacturing of integrated circuits (IC), and in particular to the reduction of metal oxides on a substrate into elemental metals during the manufacturing of ICs.
- Interconnects, capacitor electrodes and gate metals in integrated circuits are made of metals.
- IC integrated circuits
- copper is an attractive alternative for the interconnects due to its favourable electrical properties, such as low resistivity.
- a metal surface may become oxidised, whereby the resistivity of the metal surface and the interconnect thereof increases.
- An oxide layer on a metallic interconnect restricts the flow of electrons through the interconnect and is detrimental in high-speed applications of ICs.
- insulators are needed in the integrated circuits to separate the metal wires electrically from each other.
- the low dielectric constant materials that can be used as insulators do not endure high temperatures, i.e. temperatures of approximately 400 °C or more.
- So called damascene and dual damascene structures are common thin film structures applied in the manufacturing of ICs.
- openings vias
- insulator surface is exposed to gas atmosphere. It is detrimental to the electrical properties of insulators to evaporate any volatile metal compound from the bottom of the openings and chemisorb even one molecular layer of copper compound on the insulator surface.
- Damascene processing requires a diffusion barrier on the insulator surfaces to prevent the diffusion of copper to the insulator. After a diffusion barrier layer is deposited, it is not possible to remove an oxide layer from the copper surface located on the bottom of the vias.
- Non- activated hydrogen has a rather strong H-H bond which requires either increased process temperatures or additional energy, e.g. in the form of plasma.
- H 2 and CO quickly diffuse inside a metal oxide film and form by- products (H 2 O and CO 2 ) inside the film. Due to increased size, these by-products have lower diffusivity towards the surface than the reducing H 2 or CO molecules towards the film. Increasing internal pressure may rupture the film and create pinholes. Therefore, the use of H 2 or CO as reducing agents is not favourable in the applications of the present invention.
- the inventor made comparative experiments with hydrogen and ammonia without a catalyst. Ammonia was selected for making experiments because it is rich in hydrogen. The result was that hydrogen did not reduce copper oxide at 450 °C in one hour (Finnish patent application no. FI20001163).
- EP 0 469 470 Al discloses a process for reducing copper oxide on printed board.
- the application concerns copper foil conductors on a printed circuit board. Hydrogen, carbon monoxide or mixtures thereof or hydrazine were used as reducing agents.
- Platinum metal group metal catalyst is fixed on a copper oxide layer. The catalyst activates the reducing agents at low temperatures. Copper oxide was used to improve the adhesion between copper metal and an insulating laminating (matrix resins) layer. Copper oxide was removed from the copper surface by reduction.
- the disadvantage of the method of reducing copper given in EP 0 469 470 Al is that an activator metal (platinum group) is deposited on the surfaces.
- the platinum group metals include ruthenium (Ru), rhodium (Rh), palladium (Pd), osmium (Os), iridium (Ir) and platinum (Pt).
- Depositing a uniform platinum group metal coating on the vias and trenches of damascene structures is a complicated and costly process with PVD and CVD methods.
- EP 0 469 470 Al mentions a generation of reducing gas (hydrogen or carbon monoxide) through catalytic pyrolysis of alcohols, aldehydes, carboxylic acids, ammonia and hydrazine.
- a disadvantage of the method is that catalytic pyrolysis may form non-volatile carbon-rich fragments from organic compounds that contaminate surfaces. These non-volatile fragments may not harm the functionality of macroscopic contacts (diameter about 0.1 — 1 mm) in printed circuit boards but these fractions are detrimental to microscopic contacts (diameter about 0.18 - 0.25 ⁇ m) in integrated circuits.
- EP 0469 456 Al discloses a method of removing copper oxide from copper clad laminates used in printed circuit boards. Reducing gases are generated via catalytic pyrolysis of hydrazine and methylhydrazine. Hydrazine and methylhydrazine are harmful chemicals with carcinogenic and corrosive nature and pyrolysis may generate condensable compounds from methylhydrazine that contaminate sensitive surfaces of ICs.
- the contact areas made to the copper surface of a printed circuit board are of macroscopic scale (diameter in the order of 0.1 - 1 mm). The publication does not teach how to apply the invention to the manufacturing of microscopic damascene structures.
- a method of liquid-phase removal of copper oxide from copper surfaces is known from WO 93/10652 Al and DE 41 08 073.
- the disadvantage of a liquid-phase based method is that metal oxide is reacted into the form of a soluble metal compound that can adhere as a molecular layer to all surfaces exposed to the solution.
- Many damascene process steps are preferably done in a cluster tool that only consists of vapour-phase processing units.
- the copper metal surface provided during the liquid-phase treatment is easily re-oxidised into copper oxide before the substrate arrives in a vapor-phase processing unit.
- Combining liquid-phase and gas- phase units is complicated and costly.
- the present invention is based on the finding that during the processing of integrated circuits the reduction of metal oxide(s) to elemental metal can be carried out using reactive organic compounds as a reducing agent.
- the organic compounds used in the present invention contain at least one functional group selected from the group of alcohol (-OH), aldehyde (-CHO), and carboxylic acid (-COOH).
- the present invention concerns a vapour phase process that is easily integrated to process equipment used for the manufacturing of integrated circuit (IC) chips.
- the vapour phase process is integrated to a damascene process or a dual damascene process.
- Applications for making capacitor electrodes and gate metal are also presented.
- the present method is applicable for the recovering of the following metal oxide thin films into elemental metal thin films that are shown in Tab. 1.
- the metal oxides listed in Table 1 are formed unintentionally or can be intentionally deposited on a substrate by several ways or methods like PND or CND.
- the vapour pressure of the metal oxides to be reduced is required to be low at the reduction temperature to avoid the evaporation of the metal oxide.
- the reduction temperature can be less than 400 °C, which extends remarkably the group of suitable metal oxides.
- the materials used for the IC manufacturing e.g. porous silicon dioxide as a low-k insulator, withstand higher processing temperatures than 400 °C.
- the upper reduction temperature limit can be extended to above 400 °C, even up to 500 °C.
- the metal oxide thin film that is to be recovered into a metal thin film consists essentially of a metal oxide or a mixture of metal oxides.
- the conversion step is done with a gaseous reducing agent capable of arranging a stronger bond to the oxygen in the metal oxide layer than the metal to the oxygen in the said oxide layer.
- the gaseous reducing agent is capable of taking away the oxygen that was bound to the metal oxide and thus an elemental metal is left on the substrate surface.
- Tables 2 and 3 shows which metal oxides are preferably reduced to lower oxides or metals according to the present invention.
- one or more of the following reducing agents are used: methanol, formaldehyde, formic acid, ethanol, acetaldehyde, isopropanol.
- Vapor mixtures can be made when at least two reducing agent chemicals are used at the same time. Experimental work indicates that it is easier to reduce the heavier metal oxides than lighter metal oxides of the selected oxides.
- the present reduction method utilises cheap reducing chemicals. Processing temperatures are relatively low and there is no need for additional energy, e.g. in the form of plasma.
- the rate of the reduction of metal oxide(s) to elemental metal is high.
- the rate of reduction depends on the thickness of the metal oxide layer to be reduced. Experiments show that a 400-nm thick copper oxide layer was reduced into pure copper metal in five minutes at temperatures as low as 310 °C.
- the amount of carbon and hydrogen impurities and oxygen in the reduced metal film is low.
- the present invention provides a unique combination of low processing temperature, short operation time and low level of carbon and hydrogen impurities in the produced thin films.
- the present invention is based on the reduction of metal oxide into elemental metal. Source chemicals used in the present invention do not form volatile metal compounds; they react with the metal oxide forming only elemental metal and volatile metal-free by-products which are purged or pumped away from the substrate surface. Therefore, the method of the present invention does not result in metal compound contamination of the insulator surfaces of the IC device.
- the present invention provides a simple one-step reduction process for eliminating metal oxide and utilises cheap, commercially available source chemicals that can be vaporised without additional physical or chemical pre-processing such as pyrolysis or catalysis. Furthermore, complicated liquid phase treatment of the substrate is not needed.
- the present invention utilises simple liquid source chemicals that can be handled safely and evaporated easily into gaseous form before the reaction space where the metal oxide reduction takes place.
- a reducing agent with relatively bulky molecules are used.
- Bulky source chemical molecules do not easily diffuse inside the metal oxide film.
- the reduction reaction takes place only at the surface of the metal oxide layer. It is expected that during the reduction process oxygen ions diffuse towards the surface where oxygen is depleted by the reducing chemicals. Gaseous by-products are not formed inside the film but only on the surface. Structural integrity of the forming metal film is preserved and no pinholes will form on the film.
- the invention can be used for reducing an insulating or semiconducting metal oxide layer on electrically conducting surfaces, in particular in damascene and dual damascene structures in integrated circuits.
- the metal oxide layer formed on the surface of the copper metal layer in the bottom of vias and/or trenches is reduced at least partly to metal with an organic reducing agent according to the present invention agent before the deposition of a diffusion barrier.
- the said metal is copper.
- the present invention provides means for depositing a seed layer for electrochemical deposition of copper in damascene or dual damascene structures of integrated circuits.
- a thin copper or other metal oxide layer deposited by any suitable method e.g.
- an ALD method is reduced at least partly to copper or other metal which then acts as the seed layer for the deposition of copper that fills trenches and vias on the substrate.
- the present invention also provides means for forming capacitor electrodes and gate metal with good adhesion to the surrounding materials.
- FIG. 1 depicts Time-of-Flight Elastic Recoil Detection Analysis (referred to as TOF- ERDA hereinafter) results measured from electrochemically deposited (referred to as ECD hereinafter) copper metal.
- TOF- ERDA Time-of-Flight Elastic Recoil Detection Analysis
- Figure 2 depicts TOF-ERDA results measured from oxidised ECD copper.
- Figure 3 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with methanol vapour at 385 °C for 5 minutes.
- Figure 4 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with ethanol at 360 °C for 5 minutes.
- Figure 5 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with isopropanol at 360 °C for 5 minutes.
- Figure 6 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with formic acid at 310 °C for 5 minutes.
- Figure 7 depicts the electrical resistance of copper samples.
- Figure 8 is a schematic view of the dual damascene structure.
- Figure 9 is a schematic view of a capacitor structure.
- Figure 10 is a schematic view of an NMOS transistor suitable for CMOS structures.
- the dual damascene structure shown in figure 8 consists of a previous metallization layer 2 e.g. Cu, an insulating layer 4 e.g. SiO 2 , a via etch stop 6 made of Si 3 N 4 , a via level insulator 8 e.g. SiO 2 , a trench etch stop 10 made of Si 3 N 4 , a trench level insulator 12 e.g. SiO 2 , a diffusion barrier 14 e.g. TaN, a seed layer 16 and a via trench fill metal 18 e.g. Cu.
- a previous metallization layer 2 e.g. Cu
- an insulating layer 4 e.g. SiO 2
- a via etch stop 6 made of Si 3 N 4
- a via level insulator 8 e.g. SiO 2
- a trench etch stop 10 made of Si 3 N 4
- a trench level insulator 12 e.g. SiO 2
- a diffusion barrier 14 e.g. Ta
- the capacitor structure shown in figure 9 consists of a contact plug 30 e.g. tungsten W or polysilicon, an insulator 32, an optional diffusion barrier 34 e.g. TIN, a lower electrode 36 e.g. Ru, Pt or RuO 2 , a high-k dielectric film 38 e.g. barium strontium titanate (BST) and an upper electrode 40 e.g. Ru or Pt.
- a contact plug 30 e.g. tungsten W or polysilicon
- an insulator 32 an optional diffusion barrier 34 e.g. TIN
- a lower electrode 36 e.g. Ru, Pt or RuO 2
- a high-k dielectric film 38 e.g. barium strontium titanate (BST)
- an upper electrode 40 e.g. Ru or Pt.
- the partial transistor structure shown in figure 10 consist of a substrate 60, an n-type well 62, a p-type diffusion region 64 (right drain, left source), a shallow trench isolation oxide 66, a gate dielectric 68, an optional barrier layer 70, a gate metal 72, a gate isolation spacers 74 and contact areas for tungsten plugs 76.
- the contact areas are dotted because they are not in the same vertical plane with the other numbered parts.
- a CMOS structure contains both PMOS and NMOS transistors.
- the contact areas against P-type semiconductor can be made of e.g. Ni and RuO.
- the contact areas against N-type semiconductor can be made of e.g. Ru. Platinum can also be applied under W plugs.
- the choice of the metal or electrically conductive metal compound depends on the work function of the underlying layer and the reactivity of the surrounding materials with the said metal or electrically conductive metal compound.
- the production of integrated circuits is a complicated process with numerous steps which can be carried out in several different ways.
- the present process can be used in connection with various processes, if only the resulting IC consists at least one conductive metal layer which during the processing of the IC is at least partly in the form of metal oxide.
- the structure of an IC comprises layers of different materials having different properties, different areas and, thus, also different functions in the structure.
- the layers are produced by any deposition method known per se.
- Preferred deposition methods include atomic layer deposition (ALD), chemical vapour deposition (CVD) and, particularly in the case of deposition of copper metal layer, electrochemical deposition (ECD).
- layers in an IC structure are a dielectric layer and a diffusion barrier layer.
- the insulation layer is needed to electrically separate the conductive layers from each other.
- the diffusion barrier layer which is electrically conductive, is needed to prevent the diffusion of copper or other metal from interconnects into insulators or active parts of the device.
- the diffusion barrier layer prevents the diffusion of oxygen or other harmful elements to the metal layer.
- a process for producing an integrated circuit typically comprises at least the following steps:
- the above steps are repeated until a structure having the desired properties is formed. Typically, in an IC structure, the above cycle is repeated 5 - 6 times.
- the surface of the deposited metal layer is planarised to the upper surface level of the second dielectric layer, and, preferably, a diffusion barrier or etch stop layer is deposited on said planarised copper layer.
- metal (oxide) layer and layer in general, is in the context of the present invention meant a layer which is grown from elements or compounds that are transported as separate ions, atoms or molecules via vacuum, gaseous phase or liquid phase from the source to the substrate.
- the choice of a deposition method for making a layer does not limit the applicability of the present reduction process.
- the thickness of the layer varies in a wide range, e.g., from one molecular layer to 800 nm up to 1000 nm and even more.
- One of the most advanced IC structure is so called dual damascene structure which consists of a silicon substrate with transistors (source, gate and drain) on it. Only the first metallization level is done with tungsten plugs and aluminum interconnects to prevent the contamination of the gate with copper. The rest of the metallization levels are made of copper.
- Step 1 A silicon nitride etch stop is grown on the previous metallization surface. Step 2. A via level dielectric is deposited. Step 3. Another silicon nitride etch stop is deposited.
- Step 4 A trench level dielectric is deposited. Si ⁇ 2 has been favoured as the dielectric material. Low-k material such as nitrided silicon oxide and polymers as well as porous insulators have been experimented as an alternative dielectric material. Step 5. Patterning of dielectric by photolithography. - A resist layer is deposited on dielectrics surface.
- the resist layer is patterned and the resist is removed from the via areas.
- Dielectrics is etched from the via areas with directional plasma. Etching terminates at the silicon nitride surface.
- Step 6 Patterning of the etch stop layer by photolithography.
- a second resist layer is deposited on the surface.
- the resist layer is patterned and it is removed from the trench areas. Silicon nitride is removed with a short plasma nitride etch from the bottom of the holes that were made with the first plasma oxide etch. - The second plasma oxide etch removes silicon dioxide from the exposed via and trench areas until the silicon nitride etch stop is reached.
- the first silicon nitride etch stop is removed from the via bottom and the second silicon nitride etch stop from the trench bottom with a short plasma nitride etch.
- Step 7 A diffusion barrier layer is grown on all exposed surfaces.
- Step 8 A seed layer for copper deposition is grown with CND or PVD on the diffusion barrier layer. Step 9. Vias and trenches are filled with copper by an electroplating process.
- Step 10 The substrate surface is planarized with chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- the surface is polished until there is copper and a barrier layer left only in trenches and vias.
- Step 11 The surface is capped with a silicon nitride etch stop layer. Step 12. The metallization process is then repeated for all the remaining metallization levels.
- the form and number of the trenches and vias formed to the structure are selected to match the production objective.
- the copper layer which is at corresponding points subjected to the ozone treatment, is oxidised at least partly, thus forming copper oxide.
- This copper oxide layer is, according to the present invention, then essentially totally or at least partly reduced to copper metal.
- the undesired oxidation of metal may occur during the production of an IC structure at different process stages, and the present process is advantageously used for the reduction of the copper oxide layer at least partly to copper metal in any or all of these stages.
- the number of metal layers in an IC structure can be from one up to two, three, four or even six or more.
- a copper layer copper plug
- the reduction process of the present invention can be used in connection with the deposition of any or all of the metal layers of an IC structure.
- a copper layer needed as an interconnect in an IC structure is deposited by growing a copper oxide layer of desired thickness on the substrate by any suitable method, and then reducing it to copper metal layer with the reducing agents used in the process of the present invention.
- a seed layer for the deposition of a copper layer (cf. process step 8) on a substrate is formed by first depositing by any suitable method a thin copper oxide layer having a thickness typically in the range of 0.1 - 10 nm. Said copper oxide layer is then reduced at least partly to copper metal, and, thereafter, a copper metal layer can be deposited by any suitable method.
- the methods used for depositing the copper oxide layer and the copper metal layer can be selected independently.
- the substrate used in the present process is typically silicon, although also other alternatives can be used. It is to be understood that in the case where a second, third, etc. metal layer or metal oxide layer is deposited, "the substrate" is typically the diffusion barrier layer previously deposited. Thus, the substrate can also comprise materials like amorphous transition metal nitrides, such as TiN, TaN and WN.
- the metal oxide layer to be reduced can be, for example, intentionally deposited layer of metal oxide or it can be the result of an undesirable oxidation of metal in the form of native oxide.
- the chemical structure and the oxygen content in the layer to be reduced can vary widely. Typically, it is in the range of 5 to 75 at-%, and in particular from 33 to 50 at-%.
- the thickness of the layer to be reduced is typically in the range of 0.1 to 1000 nm. It is easily understood that in the cases where the layer to be reduced is a layer of native oxide resulting from undesired oxidation of the surface metal, the thickness of the layer is typically less than in the cases where a relatively thick layer of oxide is deposited on a substrate and then reduced to metal.
- the thickness of the native oxide layer formed on a metal layer is typically in the range of 0.1 to 100 nm, in particular from 0.1 to 50 nm.
- the reduction process is preferably carried out in a reaction space which enables controlled temperature, pressure and gas flow conditions. Both low-pressure and atmospheric pressure reactors can be used for the reduction process.
- the substrate containing the metal layer to be reduced is placed in a reaction space, and the reaction space is preferably evacuated to vacuum.
- the organic reducing agent is vaporised and fed to the reaction space, optionally with the aid of an inert carrier gas, such as nitrogen.
- the reducing agent is contacted with the substrate, whereby the metal oxide layer is reduced at least partly to metal and the reducing agent is oxidised.
- the reaction space is then purged with an inert carrier gas to remove the unreacted organic reducing agent and reaction products.
- the reduction process according to the present invention is carried out at low temperatures.
- the reactions between oxide(s) and the reducing agents used in the process of the present invention are favourable in a wide temperature range, even as low as room temperature.
- Kinetic factors and the diffusion rate of oxygen to the thin film surface set a lower limit to the actual process temperatures that can be applied successfully.
- the temperature in the reaction space is typically in the range of 250 to 400°C, in some cases, substrate materials permitting, up to 500 °C, preferably 300 to 400 °C and in particular 310 to 390 °C.
- the reduction can be done even below 250 °C.
- the pressure in the reaction space is typically 0.01 to 20 mbar, preferably 1 to 10 mbar.
- the processing time varies according to the thickness of the layer to be reduced.
- a layer of copper oxide having a thickness up to 300 - 400 nm can be reduced in approximately 3 to 5 minutes.
- the processing time is in the order of seconds.
- reactors used for deposition of thin films by ALD and/or CVD are reactors used for deposition of thin films by ALD and/or CVD.
- the reduction process can also be done in a cluster tool where the substrate arrives from a previous process step, the substrate is treated with the reducing agent and finally transported to the following process step.
- the reaction space temperature can be kept constant, which improves clearly the throughput when compared to a reactor which is heated to the process temperature before each run.
- a stand-alone reactor can be equipped with a load-lock. In that case it is not necessary to change the temperature of the reaction space between runs.
- the amount of impurities present in the reduced copper layers is low.
- the amount of H and C impurities is typically in the order of 0.1 to 0.2 at-%.
- the amount of residual oxygen is typically in the range of 0.1 to 1 at-%, in particular 0.2 to 0.5 at-%.
- a seed layer for electrochemical deposition of a metal layer is formed.
- An IC substrate with open trenches and vias is provided into an ALD or CVD reaction chamber.
- a diffusion barrier layer 14 with a metal oxide layer 16 on it has been provided on the substrate earlier.
- the metal oxide 16 an be selected from a group of ReO 2 , Re 2 O 7 , ReO 3 , RuO 2 , OsO 2 , CoO, Co 3 O 4 , Rh 2 O 3 , RhO 2 , IrO 2 , NiO, PdO, PtO 2 , Cu 2 O, CuO, Ag 2 O and Au 2 O 3 or mixtures thereof.
- a person skilled in the art understands that the reduction process is not limited to the said metal oxides because the stoichiometry may vary in metal oxides.
- the pressure of the reaction chamber is adjusted to about 5 - 10 mbar with a vacuum pump and flowing nitrogen gas.
- the metal oxide film is converted into a metal layer and used as a seed layer 16 for an electroplating process.
- the metal layer is annealed before chemical mechanical polishing (CMP) in an atmosphere that contains a reducing agent in gaseous form selected from chemicals that contain at least one -OH, -CHO and/or -COOH functional group.
- CMP chemical mechanical polishing
- the annealing performed before the CMP step is called pre-CMP annealing.
- the reducing agent can be a gaseous mixture of at least two chemicals that contain at least one -OH, -CHO and or -COOH functional group.
- the reducing agent gas can be diluted with inactive gas, e.g. nitrogen gas.
- annealing improves the physical and mechanical properties of the copper layer and therefore increases the polishing rate and improves the uniformity of the polishing. Since oxygen that is dissolved in the copper layer disturbs the grain growth of copper, it is advantageous to anneal the copper layer according to the present invention in a reducing atmosphere.
- the reducing agent gas can be diluted with inactive gas, e.g. nitrogen or argon.
- the reduction temperature is preferably below 400 °C.
- the metal oxide is reduced into elemental metal after the post-CMP cleaning.
- Submicrometer particles are cleaned from the surface of the device after chemical mechanical polishing which process is called post- CMP.
- some copper oxide may still be left on the copper metal surface.
- a metal oxide coating on the metal surface impairs the adhesion between the metal layer and the thin film, e.g. an etch stop layer, which is deposited on top of the metal layer. Therefore it is advantageous to carry out the reduction step according to the present invention after the post-CMP process.
- a gaseous reducing agent is contacted with the substrate preferably below 400 °C, the reducing agent being selected from organic compounds that contain at least one -OH, -CHO and/or -COOH functional group or from gaseous mixtures of said organic compounds.
- metal oxide layer unintentionally formed on a via bottom is reduced.
- silicon nitride etch stop is removed from the via bottom and resist is stripped from the substrate metal oxide can be formed on the exposed metal on the bottoms of the vias.
- the metal oxide must be eliminated by reducing it in order to provide low contact resistance between the copper and the adjacent diffusion barrier thin film.
- a gaseous reducing agent is contacted with the substrate preferably below 400 °C, the reducing agent being selected from organic compounds that contain at least one -OH, -CHO or -COOH functional group or from gaseous mixtures of said organic compounds.
- an IC substrate with a reducible metal oxide layer on the surface is provided into a reaction chamber of a CVD reactor.
- the substrate is heated to a deposition temperature.
- the metal oxide is converted into corresponding metal and used as the first electrode 36.
- a thin film of a high-k dielectric material 38 is grown on the first electrode 36.
- the high-k layer 38 is optionally annealed.
- Metal oxide film is grown on the high-k layer with a known deposition method, e.g. with PVD or CVD or with ALD according to a pending patent application.
- the metal oxide film is converted into corresponding elemental metal with a gaseous reducing agent selected from organic compounds that contain at least one -OH, -CHO or -COOH functional group or with a mixture of two or more gaseous compounds of said reducing agents, optionally diluted with an inactive gas, e.g. nitrogen gas.
- a gaseous reducing agent selected from organic compounds that contain at least one -OH, -CHO or -COOH functional group or with a mixture of two or more gaseous compounds of said reducing agents, optionally diluted with an inactive gas, e.g. nitrogen gas.
- the metal layer formed thereof is used as the second electrode 40 of the capacitor.
- a substrate with reducible metal oxide on the surface is provided into a reaction chamber of a CVD reactor.
- the reducible metal oxide there may be, for example, transistor gate oxide 68 or doped silicon on source and drain areas 64.
- the substrate is heated to a reduction temperature, which is preferably less than 400 °C.
- the metal oxide is reduced into corresponding metal with a reducing agent selected from organic compounds that contain at least one -OH, -CHO or - COOH functional group or from gaseous mixtures of said organic compounds.
- the metal formed thereof is used as the gate electrode of a transistor.
- the said metal can also be used as an intermediate layer 76 between silicon and tungsten plugs on the source and the drain areas of the transistor.
- the present invention is applied to a back end assembly of ICs employing copper wire and/or copper bonding pads. Since multi-level copper interconnects at the wafer level are becoming more common, more cost effective process and handling protocols that provide consistent, highly reliable interconnection between the pads and the package, regardless of the bonding wire employed are needed.
- wafers with copper bonding pads are exposed to processes that promote the formation of copper oxides on the surface. Such processes are for example wafer dicing, die attach epoxy curing and wire bonding.
- the metal oxide formed thereof is recovered to a metallic form by means of the present invention.
- the wafer dicing involves submerging the entire wafer surface in water during a high speed cutting operation where a diamond particle impregnated wheel spinning at high speed of rotation is used. Heat is generated at the cut line and the temperature of the silicon rises promoting the formation of oxide on the copper pad surface.
- Organic materials such as epoxies loaded with silver flakes or silver powder are used to attach an individual dice to the die attach pad of the substrate. It is necessary to cure the epoxy based material and various heat profiles utilized. The highest temperature typically used does not exceed 250 °C.
- the curing atmosphere may be either nitrogen or clean dry air.
- the devices typically do not undergo any significant cooling before being exposed to room air.
- the oxides formed at this point may also incorporate some carbon as there are solvents that outgas during the curing process and may redeposit on the surfaces during the oxidation process. The composition of such redeposits is not well defined at this time.
- the substrates are exposed to temperatures from 130 °C to 175 °C for varying periods of time.
- the entire track system of the bonder may or may not be equipped with an inert gas environment. Therefore, oxides may generate during this phase of the bonding process.
- the substrate often consists of a copper alloy (A194, 7025C, EFTEC64T) and has silver stripes that are electroplated in well-defined areas. The plating may also consist of a complete plating of gold over palladium over nickel.
- Other substrate materials are organic in nature and are often made of a BT resin. Upon these substrates there is a patterned series of metal traces for signal management.
- the base material is copper covered with nickel and gold. Most of the nickel- and gold-covered copper is covered with an organic material in the form of a solder mask.
- nickel oxide on nickel plated surfaces, silver oxide on silver plated surfaces and copper oxide on copper surfaces that are related to wire bonding pads on dices and leadframes are reduced by means of the present invention.
- high temperatures should be avoided; therefore the applied reduction temperature must be very low, around 150 °C.
- the thickness of oxide layer on metal pads varies from a wafer lot to another.
- the reducing method according to the eleventh embodiment of the present invention consists of a two- step reduction process.
- the first reduction step homogenizes wafer lots by diminishing the variation of the thickness of the metal oxide layers on the bonding pads.
- the first reduction step can be done at temperatures below 400 °C.
- the second reduction step takes place.
- the remaining thin layer of a metal oxide (typically copper oxide) on the bonding pads is reduced into elemental metal at around 150 °C.
- a reducing agent is a an organic compound that contains at least one -OH, -CHO and/or -COOH functional group or a mixture of said organic compounds.
- the reducing agent is evaporated, optionally diluted with an inactive gas, e.g. nitrogen gas, introduced to the reaction space and contacted with the substrate surface that contains the reducible metal oxide.
- an inactive gas e.g. nitrogen gas
- the reducing agents are selected from materials having sufficient vapour pressure, sufficient thermal stability at a substrate temperature and sufficient reactivity with the metal oxide to be reduced.
- Sufficient vapour pressure means that there should be enough source chemical molecules in the gas phase near the substrate surface to enable fast enough reduction reactions.
- sufficient thermal stability means that the reducing agent itself should not form growth-disturbing condensable phases on the substrates or leave harmful levels of impurities on the substrate surface through thermal decomposition.
- one aim is to avoid non-controlled condensation of molecules on substrates.
- the reducing agents are selected from organic compounds satisfying the above criteria.
- the organic compounds used in the reduction according to the present invention have at least one functional group selected from the group of alcohol (-OH), aldehyde (-CHO), and carboxylic acid (-COOH).
- Suitable reducing agents containing at least one alcohol group are preferably selected from the group of
- R 1 is a linear or branched C, - C 20 alkyl or alkenyl group, preferably methyl, ethyl, propyl, butyl, pentyl or hexyl, examples of preferred primary alcohols being methanol (CH 3 OH), ethanol
- each R 1 is selected independently from the group of linear or branched C t -
- C 20 alkyl and alkenyl groups preferably methyl, ethyl, propyl, butyl, pentyl and hexyl
- suitable secondary alcohols being 2-propanol ((CH 3 ) 2 CHOH) and .2- butanol (CH 3 CH(OH)CH 2 CH 3 ),
- tertiary alcohols which have an -OH group attached to a carbon atom which is bonded to three other carbon atoms, in particular tertiary alcohols according to the general formula (III) ° H
- each R 1 is selected independently from the group of linear or branched C, - C 20 alkyl and alkenyl groups, preferably methyl, ethyl, propyl, butyl, pentyl and hexyl, an example of suitable tertiary alcohol being tert-butanol ((CH 3 ) 3 COH),
- polyhydroxy alcohols such as diols and triols, which can have primary, secondary and/or tertiary alcohol groups as presented above, for example ethylene glycol (HOC 2 CH 2 OH) and glycerol (HOCH 2 CH(OH)CH 2 OH),
- - cyclic alcohols which have an -OH group attached to at least one carbon atom which is part of a ring of 1 - 10, typically 5 - 6 carbon atoms,
- - aromatic alcohols having at least one -OH group attached either to the benzene ring or to a carbon atom in a side-chain, such as benzyl alcohol (C 6 H 5 CH 2 OH), o-, p- and -cresol and resorcinol,
- R 2 is selected from the group of linear or branched C - C 20 alkylene and alkenylene groups, preferably methylene, ethylene, trimethylene, tetramethylene,pentamethylene andhexamethylene, and in particular methylene and ethylene, an example of a suitable compound is 2,2,2-trifluoroethanol (CF 3 CH 2 OH), and
- amines such as methyl ethanolamine (CH 3 NHCH 2 CH 2 OH).
- Suitable reducing agents containing at least one -CHO group are preferably selected from the group of
- R 3 -CHO (V) wherein R 3 is hydrogen or linear or branched — C 20 alkyl or alkenyl group, preferably methyl, ethyl, propyl, butyl, pentyl or hexyl, in particular methyl or ethyl
- suitable compounds according to formula (V) are formaldehyde (HCHO), asetaldehyde (CH 3 CHO) and butyraldehyde (CH 3 CH 2 CH 2 HO),
- Suitable reducing agents containing at least one -COOH group are preferably selected from the group of
- R 5 -COOH (VII) wherein R 5 is hydrogen or linear or branched Cj - C 20 alkyl or alkenyl group, preferably methyl, ethyl, propyl, butyl, pentyl or hexyl, in particular methyl or ethyl, examples of suitable compounds according to formula (VI) being formic acid (HCOOH) and acetic acid (CH 3 COOH), - polycarboxylic acids,
- the reducing agent naturally oxidises
- the alcohols are oxidised into aldehydes and ketones
- the aldehydes are oxidised into carboxylic acids
- the carboxylic acids into carbon dioxide.
- Water is formed in some reactions as a gaseous by-product. It is important to select the reducing agents so that the oxidised reducing agents are volatile and can, thus, be easily removed from the reaction space after the reaction.
- the properties of the thin films were determined by following methods:
- Figure 7 depicts the electrical resistance of copper samples.
- the resistance value is an average of 10 measurements from each sample.
- ECD copper metal deposited on silicon was used for all the experiments.
- ECD-1 and ECD-2 are pure ECD copper metals without any additional treatments.
- O-ECD-1 and O-ECD-2 samples have a copper oxide coating (about 350 nm). The rest of the samples had a copper oxide coating before the reduction experiments.
- N 2 is nitrogen gas with a claimed purity of 99.9999%
- MeOH is methanol
- EtOH is ethanol
- 2-PrOH is isopropanol
- tert-BuOH is tert-butanol
- PrCHO is butyraldehyde
- Me 2 CO is acetone
- HCOOH is formic acid
- CH 3 COOH is acetic acid
- H 2 is hydrogen.
- the number after the reagent name is the reaction temperature in degrees C.
- the number in parentheses is the reaction time in minutes.
- the composition of thin films was determined with TOF-ERDA. The samples were targeted on with 53 MeV I27 I 10+ ions.
- Figure 1 depicts TOF-ERDA results measured from electrochemically deposited (referred to as ECD hereinafter) copper metal. Oxygen, carbon and hydrogen concentrations are below 0.1 at.-%.
- Figure 2 depicts TOF-ERDA results measured from oxidised ECD copper.
- the pre- oxidised sample was heated at 350 - 380 °C in nitrogen atmosphere for one hour.
- the 350- nm oxide layer had a composition of Cu 2 O. There is less than 0.1 at.-% of carbon and hydrogen in the film.
- a silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 250 °C, 310 °C, 360 °C or 385 °C depending on the experiment.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Methanol is a liquid having a vapour pressure of 128 mbar at 20 °C.
- Methanol was vaporised from an external source bottle kept at 21 °C.
- Methanol vapour was mixed with nitrogen gas (400 std.cmVmin, claimed purity 99.9999%).
- the gas mixture was introduced to the reaction chamber and contacted with the substrate.
- the reaction time was 300 s.
- the consumption of methanol was 0.55 g.
- the reactor was cooled to below 100 °C before unloading the samples to room air.
- Figure 3 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with methanol vapour at 385 °C for 5 minutes. There is 0.1 at.-% of carbon and hydrogen and 0.5 at-% of oxygen in the film.
- a silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 310 °C, 360 °C or 385 °C depending on the experiment.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Ethanol is a liquid having a vapour pressure of 59 mbar at 20 °C.
- Ethanol grade BA14, claimed purity 99.5%
- Ethanol vapour was mixed with nitrogen gas (400 std. cmVrnin., claimed purity 99.9999°/o).
- the gas mixture was introduced to the reaction chamber and contacted with the substrate.
- the reaction time was 300 s.
- the consumption of ethanol was 0.60 g.
- the reactor was cooled to below 100 °C before unloading the samples to room air.
- the copper oxide film reduced partially into copper metal at 310 °C.
- the reduction was complete in five minutes at 360 and 385 °C.
- Figure 4 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with ethanol at 360 °C for 5 minutes. There is 0.1 - 0.2 at-% of hydrogen and carbon in the film. Down to a depth of 150 nm there is 0.2 at-% of oxygen. Below 150 nm there is up to 2.5 at-% of oxygen in the film.
- a silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 310 °C, 360 °C or 385 °C depending on the experiment.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Isopropanol also known as 2-propanol
- 2-propanol is a liquid having a vapour pressure of 43 mbar at 20 °C.
- Isopropanol Merck VLSI Selectipur
- nitrogen gas 400 std.cm 3 /min, claimed purity 99.9999%.
- the gas mixture was introduced to the reaction chamber and contacted with the substrate.
- the reaction time was 300 s.
- the consumption of isopropanol was 0.70 g.
- the reactor was cooled to below 100 °C before unloading the samples to room air.
- Figure 5 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with isopropanol at 360 °C for 5 minutes. There is 0.1 - 0.2 at-% of hydrogen and carbon in the film. Down to a depth of 120 nm there is less than 0.2 at-% of oxygen. Below 120 nm there is up to 20 at-% of oxygen in the film.
- EXAMPLE 4 Reduction with tert-butanol vapour A silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor. The reaction chamber was evacuated to vacuum and heated to 385 °C. The pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Tert-butanol also known as 2-methyl-2-pro ⁇ anol, is solid at room temperature but it melts easily at +24 — +25 °C. It has a vapour pressure of 36 mbar at 20 °C. It was sublimated from an external liquid source bottle kept at 21 °C. Jert-butanol vapour was mixed with nitrogen gas (400 std.cm 3 /min, claimed purity 99.9999%). The gas mixture was introduced to the reaction chamber and contacted with the substrate. The reaction time varied from 5 to 60 minutes depending on the experiment. The reactor was cooled to below 100 °C before unloading the samples to room air.
- a silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 310, 360 or 385 °C depending on the experiment.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Butyraldehyde is a liquid having a vapour pressure of 148 mbar at 20 °C. It was evaporated from an external liquid source bottle at 21 °C. Butyraldehyde vapour was mixed with nitrogen gas (400 std. cmVmin., claimed purity 99.9999%). The gas mixture was introduced to the reaction chamber and contacted with the substrate. Reduction experiments were made at 310, 360 and 385 °C. The reaction time was 300 s. The consumption of butyraldehyde was 1.3 g. The reactor was cooled to below 100 °C before unloading the samples to room air.
- a silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 385 °C.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Acetone is the most simple ketone. It is a liquid having a vapour pressure of 233 mbar at 20 °C. It was evaporated from an external liquid source bottle kept at 21 °C. Acetone vapour was mixed with nitrogen gas (400 std.cmVmin, claimed purity 99.9999%). The gas mixture was introduced to the reaction chamber and contacted with the substrate. Reduction experiments were made at 385 °C. Acetone vapour was in contact with the substrates for 5 or 60 minutes depending on the experiment. The consumption of acetone was 0.8 g (5 min) and 9.3 g (60 min). The reactor was cooled to below 100 °C before unloading the samples to room air. It was noticed that the reactivity of a ketone was clearly inferior to the reactivity of an aldehyde.
- EXAMPLE 7 Reduction with formic acid vapour A silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 250, 310 or 385 °C depending on the experiment.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Formic acid is the most simple carboxylic acid. It is a liquid having a vapour pressure of 42 mbar at 20 °C. It was evaporated from an external liquid source bottle kept at 21 °C. Formic acid vapour was mixed with nitrogen gas (400 std. cm 3 /min., claimed purity 99.9999%). The gas mixture was introduced to the reaction chamber and contacted with the substrate for 300 s. The consumption of formic acid was 0.5 g. The reactor was cooled to below 100 °C before unloading the samples to room air.
- Figure 6 depicts TOF-ERDA results measured from oxidised ECD copper which had been reduced with formic acid at 310 °C for 5 minutes. There is 0.2 - 0.3 at-% of oxygen and hydrogen and 0.1 at-% of carbon in the film.
- EXAMPLE 8 Reduction with acetic acid vapour A silicon substrate having a copper oxide coating on copper metal was loaded to the reaction chamber of an F-120 ALCVDTM reactor. The reaction chamber was evacuated to vacuum and heated to 360 or 385 °C depending on the experiment. The pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas. Acetic acid CH 3 COOH is a liquid having a vapour pressure of 15 mbar at 20 °C. It was evaporated from an external liquid source bottle kept at 21 °C. Acetic acid vapour was mixed with nitrogen gas (400 std.cm 3 /min, claimed purity 99.9999%). The gas mixture was introduced to the reaction chamber and contacted with the substrate for 300 s. The consumption of CH 3 COOH was 0.8 g. The reactor was cooled to below 100 °C before unloading the samples to room air. It was observed that the reactivity of acetic acid was inferior to the reactivuty of formic acid.
- EXAMPLE 9 Reduction with hydrogen gas A silicon substrate having a copper oxide coated copper metal film was loaded to the reaction chamber. The reaction chamber was evacuated to vacuum and heated to 385, 450 or 500 °C depending on the experiment. The pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- a hydrogen / nitrogen gas mixture (10 vol.-% H 2 ) having a mass flow rate of 300 std. cm 3 / min was used as a reducing agent.
- the gas mixture was introduced to the reaction chamber together with additional 400 std. cmVmin of nitrogen and contacted with the substrate.
- the reaction time varied from 5 to 60 minutes depending on the experiment.
- a silicon substrate containing copper on the surface was first treated with ozone gas in an F-120 flow-type ALCVDTM reactor to create CuO film where copper has an oxidation state of 2+. After the O 3 treatment the substrate was unloaded for inspection. There was a dark grey coating on the substrate. The film had high resistance in the order of megaohm measured with Hewlett Packard 34401 A multimeter.
- the substrate with the copper oxide coating was again loaded to the reaction chamber of an F-120 flow-type ALCVDTM reactor.
- the reaction chamber was evacuated to vacuum and heated to 310 or 360 °C depending on the experiment.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with flowing nitrogen gas.
- Ethanol with a purity of 99.5% was used as a reducing agent.
- Ethanol vapour was mixed with 400 std. cm 3 /min. of nitrogen gas (claimed purity 99.9999%). The gas mixture was introduced to the reaction chamber and contacted with the substrate for 300 s. After the reduction process the reactor was cooled to below 100 °C and the substrate was unloaded for inspection.
- Cobalt oxide thin film on a silicon substrate was heated to 400 °C and exposed to ethanol vapor for 10 minutes in an F-200 flow-type ALCVDTM reactor.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with a mechanical vacuum pump and flowing nitrogen gas.
- the 64 nm thin film had contained before the ethanol exposure oxygen and cobalt in a ratio of 1.1, which indicated the presense of CoO with some Co 3 O 4 .
- the thin film on the substrate consisted of 100% Co and the thickness had decreased to 39 nm due to the removal of oxygen from the cobalt oxide.
- the cobalt metal film had excellent adhesion to the silicon substrate.
- Palladium oxide PdO thin films on silicon and SiO 2 , TiN, W X N, and W y C coated substrates were loaded into an F-200 flow-type ALCVDTM reactor.
- the pressure of the reaction chamber was adjusted to about 5 - 10 mbar with a mechanical vacuum pump and flowing nitrogen gas.
- the samples were heated to 400 °C and exposed to ethanol vapor for 5 minutes.
- the thickness of the resulting palladium metal film was 10 - 30 nm depending on the initial palladium oxide thin film thickness. According the EDS measurements the reduced thin film consisted of 100% Pd with non-detectable amount of oxygen.
- the palladium metal film had excellent adhesion on silicon, SiO 2 , TiN, W X N, and W y C surfaces after the reduction process.
Abstract
Description
Claims
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01934057.9A EP1282911B1 (en) | 2000-05-15 | 2001-05-15 | Process for producing integrated circuits |
US10/276,663 US6921712B2 (en) | 2000-05-15 | 2001-05-15 | Process for producing integrated circuits including reduction using gaseous organic compounds |
KR1020027015225A KR100775159B1 (en) | 2000-05-15 | 2001-05-15 | Process for producing integrated circuits |
AU2001260374A AU2001260374A1 (en) | 2000-05-15 | 2001-05-15 | Process for producing integrated circuits |
JP2001584473A JP5173101B2 (en) | 2000-05-15 | 2001-05-15 | Integrated circuit manufacturing method |
US09/975,466 US6878628B2 (en) | 2000-05-15 | 2001-10-09 | In situ reduction of copper oxide prior to silicon carbide deposition |
US09/991,332 US6679951B2 (en) | 2000-05-15 | 2001-11-13 | Metal anneal with oxidation prevention |
US11/110,345 US7241677B2 (en) | 2000-05-15 | 2005-04-19 | Process for producing integrated circuits including reduction using gaseous organic compounds |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20001163 | 2000-05-15 | ||
FI20001163 | 2000-05-15 |
Related Child Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10276663 A-371-Of-International | 2001-05-15 | ||
US09/991,332 Continuation US6679951B2 (en) | 2000-05-15 | 2001-11-13 | Metal anneal with oxidation prevention |
US11/110,345 Continuation US7241677B2 (en) | 2000-05-15 | 2005-04-19 | Process for producing integrated circuits including reduction using gaseous organic compounds |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001088972A1 true WO2001088972A1 (en) | 2001-11-22 |
Family
ID=8558397
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FI2001/000473 WO2001088972A1 (en) | 2000-05-15 | 2001-05-15 | Process for producing integrated circuits |
Country Status (7)
Country | Link |
---|---|
US (4) | US6482740B2 (en) |
EP (1) | EP1282911B1 (en) |
JP (1) | JP5173101B2 (en) |
KR (1) | KR100775159B1 (en) |
AU (1) | AU2001260374A1 (en) |
TW (1) | TW508658B (en) |
WO (1) | WO2001088972A1 (en) |
Cited By (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002045167A2 (en) * | 2000-11-30 | 2002-06-06 | Asm International N.V. | Thin films for magnetic devices |
WO2004035858A2 (en) * | 2002-10-15 | 2004-04-29 | Rensselaer Polytechnic Institute | Atomic layer deposition of noble metals |
US6759081B2 (en) | 2001-05-11 | 2004-07-06 | Asm International, N.V. | Method of depositing thin films for magnetic heads |
EP1466352A1 (en) * | 2001-12-28 | 2004-10-13 | Genitech Co., Ltd. | Method of forming copper interconnections for semiconductor integrated circuits on a substrate |
US6821891B2 (en) | 2001-11-16 | 2004-11-23 | Applied Materials, Inc. | Atomic layer deposition of copper using a reducing gas and non-fluorinated copper precursors |
US6986914B2 (en) | 2001-09-14 | 2006-01-17 | Asm International N.V. | Metal nitride deposition by ALD with reduction pulse |
US7037574B2 (en) | 2001-05-23 | 2006-05-02 | Veeco Instruments, Inc. | Atomic layer deposition for fabricating thin films |
US7265048B2 (en) | 2005-03-01 | 2007-09-04 | Applied Materials, Inc. | Reduction of copper dewetting by transition metal deposition |
US7264846B2 (en) | 2002-06-04 | 2007-09-04 | Applied Materials, Inc. | Ruthenium layer formation for copper film deposition |
EP1935508A1 (en) * | 2006-12-05 | 2008-06-25 | Linde Aktiengesellschaft | Method for producing porous surfaces on metal components |
US7404985B2 (en) | 2002-06-04 | 2008-07-29 | Applied Materials, Inc. | Noble metal layer formation for copper film deposition |
US7405143B2 (en) | 2004-03-25 | 2008-07-29 | Asm International N.V. | Method for fabricating a seed layer |
US7494927B2 (en) | 2000-05-15 | 2009-02-24 | Asm International N.V. | Method of growing electrical conductors |
US7498242B2 (en) | 2005-02-22 | 2009-03-03 | Asm America, Inc. | Plasma pre-treating surfaces for atomic layer deposition |
DE102006039001B4 (en) * | 2006-03-24 | 2009-05-20 | Fujitsu Microelectronics Ltd. | Method for producing a multilayer connection structure |
US7737028B2 (en) | 2007-09-28 | 2010-06-15 | Applied Materials, Inc. | Selective ruthenium deposition on copper materials |
US7799680B2 (en) | 2003-08-04 | 2010-09-21 | Asm America, Inc. | Surface preparation prior to deposition on germanium |
US7833358B2 (en) | 2006-04-07 | 2010-11-16 | Applied Materials, Inc. | Method of recovering valuable material from exhaust gas stream of a reaction chamber |
US7910165B2 (en) | 2002-06-04 | 2011-03-22 | Applied Materials, Inc. | Ruthenium layer formation for copper film deposition |
US8841182B1 (en) | 2013-03-14 | 2014-09-23 | Asm Ip Holding B.V. | Silane and borane treatments for titanium carbide films |
US8846550B1 (en) | 2013-03-14 | 2014-09-30 | Asm Ip Holding B.V. | Silane or borane treatment of metal thin films |
US8875813B2 (en) | 2006-09-21 | 2014-11-04 | Smith International, Inc. | Atomic layer deposition nanocoatings on cutting tool powder materials |
US8927403B2 (en) | 2005-03-15 | 2015-01-06 | Asm International N.V. | Selective deposition of noble metal thin films |
US8993055B2 (en) | 2005-10-27 | 2015-03-31 | Asm International N.V. | Enhanced thin film deposition |
US9032906B2 (en) | 2005-11-04 | 2015-05-19 | Applied Materials, Inc. | Apparatus and process for plasma-enhanced atomic layer deposition |
US9129897B2 (en) | 2008-12-19 | 2015-09-08 | Asm International N.V. | Metal silicide, metal germanide, methods for making the same |
US9379011B2 (en) | 2008-12-19 | 2016-06-28 | Asm International N.V. | Methods for depositing nickel films and for making nickel silicide and nickel germanide |
US9394609B2 (en) | 2014-02-13 | 2016-07-19 | Asm Ip Holding B.V. | Atomic layer deposition of aluminum fluoride thin films |
US9457406B2 (en) | 2009-09-16 | 2016-10-04 | Hitachi Chemical Company, Ltd. | Copper metal film, method for producing same, copper metal pattern, conductive wiring line using the copper metal pattern, copper metal bump, heat conduction path, bonding material, and liquid composition |
US9587307B2 (en) | 2005-03-15 | 2017-03-07 | Asm International N.V. | Enhanced deposition of noble metals |
US9607842B1 (en) | 2015-10-02 | 2017-03-28 | Asm Ip Holding B.V. | Methods of forming metal silicides |
US9631272B2 (en) | 2008-04-16 | 2017-04-25 | Asm America, Inc. | Atomic layer deposition of metal carbide films using aluminum hydrocarbon compounds |
US9704716B2 (en) | 2013-03-13 | 2017-07-11 | Asm Ip Holding B.V. | Deposition of smooth metal nitride films |
US9786492B2 (en) | 2015-11-12 | 2017-10-10 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US9786491B2 (en) | 2015-11-12 | 2017-10-10 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US9941425B2 (en) | 2015-10-16 | 2018-04-10 | Asm Ip Holdings B.V. | Photoactive devices and materials |
US10002936B2 (en) | 2014-10-23 | 2018-06-19 | Asm Ip Holding B.V. | Titanium aluminum and tantalum aluminum thin films |
US10504901B2 (en) | 2017-04-26 | 2019-12-10 | Asm Ip Holding B.V. | Substrate processing method and device manufactured using the same |
US10513772B2 (en) | 2009-10-20 | 2019-12-24 | Asm International N.V. | Process for passivating dielectric films |
US10600637B2 (en) | 2016-05-06 | 2020-03-24 | Asm Ip Holding B.V. | Formation of SiOC thin films |
US10643925B2 (en) | 2014-04-17 | 2020-05-05 | Asm Ip Holding B.V. | Fluorine-containing conductive films |
US10847529B2 (en) | 2017-04-13 | 2020-11-24 | Asm Ip Holding B.V. | Substrate processing method and device manufactured by the same |
US10991573B2 (en) | 2017-12-04 | 2021-04-27 | Asm Ip Holding B.V. | Uniform deposition of SiOC on dielectric and metal surfaces |
US11158500B2 (en) | 2017-05-05 | 2021-10-26 | Asm Ip Holding B.V. | Plasma enhanced deposition processes for controlled formation of oxygen containing thin films |
Families Citing this family (333)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6482262B1 (en) | 1959-10-10 | 2002-11-19 | Asm Microchemistry Oy | Deposition of transition metal carbides |
US6974766B1 (en) | 1998-10-01 | 2005-12-13 | Applied Materials, Inc. | In situ deposition of a low κ dielectric layer, barrier layer, etch stop, and anti-reflective coating for damascene application |
CN1163954C (en) * | 1998-10-05 | 2004-08-25 | 库利克及索发投资有限公司 | Semiconductor copper bond pad surface protection |
JP2000349285A (en) * | 1999-06-04 | 2000-12-15 | Hitachi Ltd | Manufacture of semiconductor integrated circuit device and the semiconductor integrated circuit device |
US7554829B2 (en) | 1999-07-30 | 2009-06-30 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US6503330B1 (en) * | 1999-12-22 | 2003-01-07 | Genus, Inc. | Apparatus and method to achieve continuous interface and ultrathin film during atomic layer deposition |
US6878628B2 (en) * | 2000-05-15 | 2005-04-12 | Asm International Nv | In situ reduction of copper oxide prior to silicon carbide deposition |
KR100775159B1 (en) * | 2000-05-15 | 2007-11-12 | 에이에스엠 인터내셔널 엔.붸. | Process for producing integrated circuits |
EP2293322A1 (en) * | 2000-06-08 | 2011-03-09 | Genitech, Inc. | Method for forming a metal nitride layer |
US20040224504A1 (en) | 2000-06-23 | 2004-11-11 | Gadgil Prasad N. | Apparatus and method for plasma enhanced monolayer processing |
US6620723B1 (en) | 2000-06-27 | 2003-09-16 | Applied Materials, Inc. | Formation of boride barrier layers using chemisorption techniques |
US7732327B2 (en) | 2000-06-28 | 2010-06-08 | Applied Materials, Inc. | Vapor deposition of tungsten materials |
US7101795B1 (en) * | 2000-06-28 | 2006-09-05 | Applied Materials, Inc. | Method and apparatus for depositing refractory metal layers employing sequential deposition techniques to form a nucleation layer |
US6936538B2 (en) | 2001-07-16 | 2005-08-30 | Applied Materials, Inc. | Method and apparatus for depositing tungsten after surface treatment to improve film characteristics |
US6551929B1 (en) * | 2000-06-28 | 2003-04-22 | Applied Materials, Inc. | Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques |
US7964505B2 (en) | 2005-01-19 | 2011-06-21 | Applied Materials, Inc. | Atomic layer deposition of tungsten materials |
US7405158B2 (en) | 2000-06-28 | 2008-07-29 | Applied Materials, Inc. | Methods for depositing tungsten layers employing atomic layer deposition techniques |
US7217615B1 (en) * | 2000-08-31 | 2007-05-15 | Micron Technology, Inc. | Capacitor fabrication methods including forming a conductive layer |
US20020036780A1 (en) * | 2000-09-27 | 2002-03-28 | Hiroaki Nakamura | Image processing apparatus |
US7563715B2 (en) | 2005-12-05 | 2009-07-21 | Asm International N.V. | Method of producing thin films |
US9139906B2 (en) * | 2001-03-06 | 2015-09-22 | Asm America, Inc. | Doping with ALD technology |
US7491634B2 (en) * | 2006-04-28 | 2009-02-17 | Asm International N.V. | Methods for forming roughened surfaces and applications thereof |
JP2002329682A (en) * | 2001-04-27 | 2002-11-15 | Anelva Corp | Cu THIN FILM MANUFACTURING METHOD |
JP2002343790A (en) * | 2001-05-21 | 2002-11-29 | Nec Corp | Vapor-phase deposition method of metallic compound thin film and method for manufacturing semiconductor device |
US6828218B2 (en) * | 2001-05-31 | 2004-12-07 | Samsung Electronics Co., Ltd. | Method of forming a thin film using atomic layer deposition |
US6849545B2 (en) * | 2001-06-20 | 2005-02-01 | Applied Materials, Inc. | System and method to form a composite film stack utilizing sequential deposition techniques |
US6656835B2 (en) * | 2001-06-21 | 2003-12-02 | Micron Technology, Inc. | Process for low temperature atomic layer deposition of Rh |
KR100414871B1 (en) * | 2001-06-30 | 2004-01-13 | 주식회사 하이닉스반도체 | Method for forming group ⅸ metal layer using atomic layer deposition |
US20070009658A1 (en) * | 2001-07-13 | 2007-01-11 | Yoo Jong H | Pulse nucleation enhanced nucleation technique for improved step coverage and better gap fill for WCVD process |
US7211144B2 (en) | 2001-07-13 | 2007-05-01 | Applied Materials, Inc. | Pulsed nucleation deposition of tungsten layers |
WO2003029515A2 (en) | 2001-07-16 | 2003-04-10 | Applied Materials, Inc. | Formation of composite tungsten films |
US20090004850A1 (en) | 2001-07-25 | 2009-01-01 | Seshadri Ganguli | Process for forming cobalt and cobalt silicide materials in tungsten contact applications |
US20030029715A1 (en) * | 2001-07-25 | 2003-02-13 | Applied Materials, Inc. | An Apparatus For Annealing Substrates In Physical Vapor Deposition Systems |
US9051641B2 (en) | 2001-07-25 | 2015-06-09 | Applied Materials, Inc. | Cobalt deposition on barrier surfaces |
US8110489B2 (en) | 2001-07-25 | 2012-02-07 | Applied Materials, Inc. | Process for forming cobalt-containing materials |
US20080268635A1 (en) * | 2001-07-25 | 2008-10-30 | Sang-Ho Yu | Process for forming cobalt and cobalt silicide materials in copper contact applications |
KR100414872B1 (en) * | 2001-08-29 | 2004-01-13 | 주식회사 하이닉스반도체 | Semiconductor device and fabricating method of the same |
US6844203B2 (en) | 2001-08-30 | 2005-01-18 | Micron Technology, Inc. | Gate oxides, and methods of forming |
US8026161B2 (en) | 2001-08-30 | 2011-09-27 | Micron Technology, Inc. | Highly reliable amorphous high-K gate oxide ZrO2 |
US9708707B2 (en) * | 2001-09-10 | 2017-07-18 | Asm International N.V. | Nanolayer deposition using bias power treatment |
US6756318B2 (en) * | 2001-09-10 | 2004-06-29 | Tegal Corporation | Nanolayer thick film processing system and method |
US6936906B2 (en) * | 2001-09-26 | 2005-08-30 | Applied Materials, Inc. | Integration of barrier layer and seed layer |
US7049226B2 (en) * | 2001-09-26 | 2006-05-23 | Applied Materials, Inc. | Integration of ALD tantalum nitride for copper metallization |
TW589684B (en) * | 2001-10-10 | 2004-06-01 | Applied Materials Inc | Method for depositing refractory metal layers employing sequential deposition techniques |
US6743474B1 (en) * | 2001-10-25 | 2004-06-01 | Lsi Logic Corporation | Method for growing thin films |
US7780785B2 (en) | 2001-10-26 | 2010-08-24 | Applied Materials, Inc. | Gas delivery apparatus for atomic layer deposition |
US6916398B2 (en) | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
KR100760291B1 (en) * | 2001-11-08 | 2007-09-19 | 에이에스엠지니텍코리아 주식회사 | Method for forming thin film |
US6620956B2 (en) | 2001-11-16 | 2003-09-16 | Applied Materials, Inc. | Nitrogen analogs of copper II β-diketonates as source reagents for semiconductor processing |
US6703307B2 (en) | 2001-11-26 | 2004-03-09 | Advanced Micro Devices, Inc. | Method of implantation after copper seed deposition |
US6703308B1 (en) | 2001-11-26 | 2004-03-09 | Advanced Micro Devices, Inc. | Method of inserting alloy elements to reduce copper diffusion and bulk diffusion |
US7696092B2 (en) * | 2001-11-26 | 2010-04-13 | Globalfoundries Inc. | Method of using ternary copper alloy to obtain a low resistance and large grain size interconnect |
US6835655B1 (en) | 2001-11-26 | 2004-12-28 | Advanced Micro Devices, Inc. | Method of implanting copper barrier material to improve electrical performance |
KR100418569B1 (en) * | 2001-12-10 | 2004-02-14 | 주식회사 하이닉스반도체 | Method for forming high dielectric thin film using atomic layer deposition |
US6953730B2 (en) * | 2001-12-20 | 2005-10-11 | Micron Technology, Inc. | Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics |
US6809026B2 (en) | 2001-12-21 | 2004-10-26 | Applied Materials, Inc. | Selective deposition of a barrier layer on a metal film |
KR100442963B1 (en) * | 2001-12-29 | 2004-08-04 | 주식회사 하이닉스반도체 | Method of manufacturing metal layer having high degree of purity |
US6767795B2 (en) | 2002-01-17 | 2004-07-27 | Micron Technology, Inc. | Highly reliable amorphous high-k gate dielectric ZrOXNY |
US6998014B2 (en) | 2002-01-26 | 2006-02-14 | Applied Materials, Inc. | Apparatus and method for plasma assisted deposition |
US6911391B2 (en) | 2002-01-26 | 2005-06-28 | Applied Materials, Inc. | Integration of titanium and titanium nitride layers |
US6824816B2 (en) * | 2002-01-29 | 2004-11-30 | Asm International N.V. | Process for producing metal thin films by ALD |
US6713373B1 (en) * | 2002-02-05 | 2004-03-30 | Novellus Systems, Inc. | Method for obtaining adhesion for device manufacture |
US6827978B2 (en) | 2002-02-11 | 2004-12-07 | Applied Materials, Inc. | Deposition of tungsten films |
US6833161B2 (en) * | 2002-02-26 | 2004-12-21 | Applied Materials, Inc. | Cyclical deposition of tungsten nitride for metal oxide gate electrode |
US6972267B2 (en) | 2002-03-04 | 2005-12-06 | Applied Materials, Inc. | Sequential deposition of tantalum nitride using a tantalum-containing precursor and a nitrogen-containing precursor |
US7323422B2 (en) * | 2002-03-05 | 2008-01-29 | Asm International N.V. | Dielectric layers and methods of forming the same |
US6812100B2 (en) | 2002-03-13 | 2004-11-02 | Micron Technology, Inc. | Evaporation of Y-Si-O films for medium-k dielectrics |
US6846516B2 (en) * | 2002-04-08 | 2005-01-25 | Applied Materials, Inc. | Multiple precursor cyclical deposition system |
US6720027B2 (en) | 2002-04-08 | 2004-04-13 | Applied Materials, Inc. | Cyclical deposition of a variable content titanium silicon nitride layer |
KR100476556B1 (en) * | 2002-04-11 | 2005-03-18 | 삼성전기주식회사 | Piezoelectric transformer, housing for piezoelectric transformer and manufacture thereof |
US7279432B2 (en) | 2002-04-16 | 2007-10-09 | Applied Materials, Inc. | System and method for forming an integrated barrier layer |
US7105065B2 (en) * | 2002-04-25 | 2006-09-12 | Micron Technology, Inc. | Metal layer forming methods and capacitor electrode forming methods |
KR100472730B1 (en) * | 2002-04-26 | 2005-03-08 | 주식회사 하이닉스반도체 | Method for fabricating metal electrode with Atomic Layer Deposition in semiconductor device |
US7045430B2 (en) | 2002-05-02 | 2006-05-16 | Micron Technology Inc. | Atomic layer-deposited LaAlO3 films for gate dielectrics |
US7160577B2 (en) | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US6861349B1 (en) * | 2002-05-15 | 2005-03-01 | Advanced Micro Devices, Inc. | Method of forming an adhesion layer with an element reactive with a barrier layer |
US7041335B2 (en) | 2002-06-04 | 2006-05-09 | Applied Materials, Inc. | Titanium tantalum nitride silicide layer |
US20040009665A1 (en) * | 2002-06-04 | 2004-01-15 | Applied Materials, Inc. | Deposition of copper films |
KR100455297B1 (en) * | 2002-06-19 | 2004-11-06 | 삼성전자주식회사 | Manufacturing method of inorganic nano tube |
US6881260B2 (en) * | 2002-06-25 | 2005-04-19 | Micron Technology, Inc. | Process for direct deposition of ALD RhO2 |
US7221586B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide nanolaminates |
US6838125B2 (en) | 2002-07-10 | 2005-01-04 | Applied Materials, Inc. | Method of film deposition using activated precursor gases |
US6921702B2 (en) | 2002-07-30 | 2005-07-26 | Micron Technology Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
US20040036129A1 (en) * | 2002-08-22 | 2004-02-26 | Micron Technology, Inc. | Atomic layer deposition of CMOS gates with variable work functions |
US6967154B2 (en) * | 2002-08-26 | 2005-11-22 | Micron Technology, Inc. | Enhanced atomic layer deposition |
US7199023B2 (en) | 2002-08-28 | 2007-04-03 | Micron Technology, Inc. | Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed |
US6861355B2 (en) * | 2002-08-29 | 2005-03-01 | Micron Technology, Inc. | Metal plating using seed film |
US6984478B2 (en) * | 2002-09-16 | 2006-01-10 | E.I. Du Pont De Nemours And Company | Print control for flexographic printing |
US7001641B2 (en) * | 2002-09-23 | 2006-02-21 | Intel Corporation | Seed layer treatment |
US20040065255A1 (en) * | 2002-10-02 | 2004-04-08 | Applied Materials, Inc. | Cyclical layer deposition system |
US6821563B2 (en) | 2002-10-02 | 2004-11-23 | Applied Materials, Inc. | Gas distribution system for cyclical layer deposition |
US7252773B2 (en) * | 2002-10-11 | 2007-08-07 | Texas Instruments Incorporated | Clean for high density capacitors |
US6905737B2 (en) | 2002-10-11 | 2005-06-14 | Applied Materials, Inc. | Method of delivering activated species for rapid cyclical deposition |
US6933011B2 (en) * | 2002-10-17 | 2005-08-23 | Aviza Technology, Inc. | Two-step atomic layer deposition of copper layers |
JP2006505127A (en) * | 2002-10-29 | 2006-02-09 | エーエスエム インターナショナル エヌ.ヴェー. | Oxygen cross-linking structure and method |
TWI274082B (en) * | 2002-10-31 | 2007-02-21 | Praxair Technology Inc | Methods for making metallocene compounds |
US7927658B2 (en) * | 2002-10-31 | 2011-04-19 | Praxair Technology, Inc. | Deposition processes using group 8 (VIII) metallocene precursors |
US6869876B2 (en) | 2002-11-05 | 2005-03-22 | Air Products And Chemicals, Inc. | Process for atomic layer deposition of metal films |
US6893978B1 (en) * | 2002-12-03 | 2005-05-17 | Silicon Magnetic Systems | Method for oxidizing a metal layer |
US7122414B2 (en) * | 2002-12-03 | 2006-10-17 | Asm International, Inc. | Method to fabricate dual metal CMOS devices |
US6858524B2 (en) * | 2002-12-03 | 2005-02-22 | Asm International, Nv | Method of depositing barrier layer for metal gates |
US7045406B2 (en) * | 2002-12-03 | 2006-05-16 | Asm International, N.V. | Method of forming an electrode with adjusted work function |
US6958302B2 (en) | 2002-12-04 | 2005-10-25 | Micron Technology, Inc. | Atomic layer deposited Zr-Sn-Ti-O films using TiI4 |
US7101813B2 (en) | 2002-12-04 | 2006-09-05 | Micron Technology Inc. | Atomic layer deposited Zr-Sn-Ti-O films |
US7244683B2 (en) | 2003-01-07 | 2007-07-17 | Applied Materials, Inc. | Integration of ALD/CVD barriers with porous low k materials |
US7648886B2 (en) * | 2003-01-14 | 2010-01-19 | Globalfoundries Inc. | Shallow trench isolation process |
US6743719B1 (en) * | 2003-01-22 | 2004-06-01 | Texas Instruments Incorporated | Method for forming a conductive copper structure |
US9121098B2 (en) | 2003-02-04 | 2015-09-01 | Asm International N.V. | NanoLayer Deposition process for composite films |
US7713592B2 (en) | 2003-02-04 | 2010-05-11 | Tegal Corporation | Nanolayer deposition process |
US7192892B2 (en) | 2003-03-04 | 2007-03-20 | Micron Technology, Inc. | Atomic layer deposited dielectric layers |
US7135369B2 (en) | 2003-03-31 | 2006-11-14 | Micron Technology, Inc. | Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9 |
US7183186B2 (en) | 2003-04-22 | 2007-02-27 | Micro Technology, Inc. | Atomic layer deposited ZrTiO4 films |
US20040211357A1 (en) * | 2003-04-24 | 2004-10-28 | Gadgil Pradad N. | Method of manufacturing a gap-filled structure of a semiconductor device |
US7723228B2 (en) * | 2003-05-20 | 2010-05-25 | Applied Materials, Inc. | Reduction of hillocks prior to dielectric barrier deposition in Cu damascene |
US7371427B2 (en) * | 2003-05-20 | 2008-05-13 | Applied Materials, Inc. | Reduction of hillocks prior to dielectric barrier deposition in Cu damascene |
KR100988082B1 (en) * | 2003-05-21 | 2010-10-18 | 삼성전자주식회사 | Stack type capacitor, memory device having the same and manufacturing method thereof |
JP2004356117A (en) * | 2003-05-26 | 2004-12-16 | Ebara Corp | Method and apparatus for processing substrate |
KR100773537B1 (en) * | 2003-06-03 | 2007-11-07 | 삼성전자주식회사 | Nonvolatile memory device composing one switching device and one resistant material and method of manufacturing the same |
JP2007523994A (en) * | 2003-06-18 | 2007-08-23 | アプライド マテリアルズ インコーポレイテッド | Atomic layer deposition of barrier materials |
US7049192B2 (en) | 2003-06-24 | 2006-05-23 | Micron Technology, Inc. | Lanthanide oxide / hafnium oxide dielectrics |
US7192824B2 (en) | 2003-06-24 | 2007-03-20 | Micron Technology, Inc. | Lanthanide oxide / hafnium oxide dielectric layers |
US6905958B2 (en) * | 2003-07-25 | 2005-06-14 | Intel Corporation | Protecting metal conductors with sacrificial organic monolayers |
US7067407B2 (en) * | 2003-08-04 | 2006-06-27 | Asm International, N.V. | Method of growing electrical conductors |
US20050032365A1 (en) * | 2003-08-08 | 2005-02-10 | Marsh Eugene P. | Atomic layer deposition of metal during the formation of a semiconductor device |
US7169706B2 (en) * | 2003-10-16 | 2007-01-30 | Advanced Micro Devices, Inc. | Method of using an adhesion precursor layer for chemical vapor deposition (CVD) copper deposition |
US7071118B2 (en) * | 2003-11-12 | 2006-07-04 | Veeco Instruments, Inc. | Method and apparatus for fabricating a conformal thin film on a substrate |
US7074719B2 (en) * | 2003-11-28 | 2006-07-11 | International Business Machines Corporation | ALD deposition of ruthenium |
US7037816B2 (en) * | 2004-01-23 | 2006-05-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for integration of HfO2 and RTCVD poly-silicon |
US20050181226A1 (en) * | 2004-01-26 | 2005-08-18 | Applied Materials, Inc. | Method and apparatus for selectively changing thin film composition during electroless deposition in a single chamber |
US20050233477A1 (en) * | 2004-03-05 | 2005-10-20 | Tokyo Electron Limited | Substrate processing apparatus, substrate processing method, and program for implementing the method |
US20050210455A1 (en) * | 2004-03-18 | 2005-09-22 | International Business Machines Corporation | Method for generating an executable workflow code from an unstructured cyclic process model |
FR2868085B1 (en) * | 2004-03-24 | 2006-07-14 | Alchimer Sa | METHOD FOR SELECTIVE COATING OF COMPOSITE SURFACE, FABRICATION OF MICROELECTRONIC INTERCONNECTIONS USING THE SAME, AND INTEGRATED CIRCUITS |
US8256829B2 (en) * | 2004-04-02 | 2012-09-04 | GM Global Technology Operations LLC | Active material inserts for use with hollow structures |
US7041596B1 (en) * | 2004-04-08 | 2006-05-09 | Novellus Systems, Inc. | Surface treatment using iodine plasma to improve metal deposition |
US20050253268A1 (en) * | 2004-04-22 | 2005-11-17 | Shao-Ta Hsu | Method and structure for improving adhesion between intermetal dielectric layer and cap layer |
US7338903B2 (en) * | 2004-04-24 | 2008-03-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Sequential reducing plasma and inert plasma pre-treatment method for oxidizable conductor layer |
JP2005314713A (en) * | 2004-04-27 | 2005-11-10 | L'air Liquide Sa Pour L'etude & L'exploitation Des Procede S Georges Claude | Method for manufacturing ruthenium film or ruthenium oxide film |
US7696089B1 (en) * | 2004-05-11 | 2010-04-13 | Johnson Research & Development Co., Inc. | Passivated thin film and method of producing same |
US7189287B2 (en) * | 2004-06-29 | 2007-03-13 | Micron Technology, Inc. | Atomic layer deposition using electron bombardment |
US20060019493A1 (en) * | 2004-07-15 | 2006-01-26 | Li Wei M | Methods of metallization for microelectronic devices utilizing metal oxide |
US7141495B2 (en) * | 2004-08-25 | 2006-11-28 | Taiwan Semiconductor Manufacturing Co. Ltd. | Methods and forming structures, structures and apparatuses for forming structures |
US7081421B2 (en) | 2004-08-26 | 2006-07-25 | Micron Technology, Inc. | Lanthanide oxide dielectric layer |
US7494939B2 (en) | 2004-08-31 | 2009-02-24 | Micron Technology, Inc. | Methods for forming a lanthanum-metal oxide dielectric layer |
US7588988B2 (en) | 2004-08-31 | 2009-09-15 | Micron Technology, Inc. | Method of forming apparatus having oxide films formed using atomic layer deposition |
KR100612860B1 (en) * | 2004-09-24 | 2006-08-14 | 삼성전자주식회사 | Method of forming ferroelectric layer and methods of forming capacitor and semiconductor memory device using the same |
JP2006097044A (en) * | 2004-09-28 | 2006-04-13 | L'air Liquide Sa Pour L'etude & L'exploitation Des Procede S Georges Claude | Precursor for film deposition, method for depositing ruthenium-containing film, method for depositing ruthenium film, method for depositing ruthenium oxide film and method for depositing ruthenate film |
US7476618B2 (en) * | 2004-10-26 | 2009-01-13 | Asm Japan K.K. | Selective formation of metal layers in an integrated circuit |
US7429402B2 (en) | 2004-12-10 | 2008-09-30 | Applied Materials, Inc. | Ruthenium as an underlayer for tungsten film deposition |
US7235501B2 (en) | 2004-12-13 | 2007-06-26 | Micron Technology, Inc. | Lanthanum hafnium oxide dielectrics |
DE102004061094A1 (en) * | 2004-12-18 | 2006-06-22 | Aixtron Ag | Deposition of single layers, on a flat or structured substrate, uses a limiter to stop the deposition automatically when the layer is closed |
WO2006073140A1 (en) * | 2005-01-06 | 2006-07-13 | Ebara Corporation | Substrate processing method and apparatus |
US20070271751A1 (en) * | 2005-01-27 | 2007-11-29 | Weidman Timothy W | Method of forming a reliable electrochemical capacitor |
KR100682926B1 (en) * | 2005-01-31 | 2007-02-15 | 삼성전자주식회사 | Nonvolatile memory device using resistance material and fabrication method of the same |
US20060177601A1 (en) * | 2005-02-10 | 2006-08-10 | Hyung-Sang Park | Method of forming a ruthenium thin film using a plasma enhanced atomic layer deposition apparatus and the method thereof |
US7651934B2 (en) | 2005-03-18 | 2010-01-26 | Applied Materials, Inc. | Process for electroless copper deposition |
US20060246699A1 (en) * | 2005-03-18 | 2006-11-02 | Weidman Timothy W | Process for electroless copper deposition on a ruthenium seed |
US20060216548A1 (en) * | 2005-03-22 | 2006-09-28 | Ming Mao | Nanolaminate thin films and method for forming the same using atomic layer deposition |
US7662729B2 (en) | 2005-04-28 | 2010-02-16 | Micron Technology, Inc. | Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer |
US20060252254A1 (en) * | 2005-05-06 | 2006-11-09 | Basol Bulent M | Filling deep and wide openings with defect-free conductor |
US20060272577A1 (en) * | 2005-06-03 | 2006-12-07 | Ming Mao | Method and apparatus for decreasing deposition time of a thin film |
US7767363B2 (en) * | 2005-06-24 | 2010-08-03 | Micron Technology, Inc. | Methods for photo-processing photo-imageable material |
US20070014919A1 (en) * | 2005-07-15 | 2007-01-18 | Jani Hamalainen | Atomic layer deposition of noble metal oxides |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US7473637B2 (en) | 2005-07-20 | 2009-01-06 | Micron Technology, Inc. | ALD formed titanium nitride films |
WO2007016218A2 (en) * | 2005-07-29 | 2007-02-08 | Applied Materials, Inc. | Integrated electroless deposition system |
US8110469B2 (en) | 2005-08-30 | 2012-02-07 | Micron Technology, Inc. | Graded dielectric layers |
KR101124504B1 (en) * | 2005-09-22 | 2012-03-15 | 삼성전자주식회사 | Fabrication method of amorphous NiO thin film by ALD process and nonvolatile memory device using the amorphous NiO thin film |
US7582562B2 (en) * | 2005-10-06 | 2009-09-01 | Micron Technology, Inc. | Atomic layer deposition methods |
US20070099422A1 (en) * | 2005-10-28 | 2007-05-03 | Kapila Wijekoon | Process for electroless copper deposition |
KR20070049278A (en) * | 2005-11-08 | 2007-05-11 | 삼성전자주식회사 | Wiring, thin film transistor substrate and method of manufacturing the same |
US7658802B2 (en) * | 2005-11-22 | 2010-02-09 | Applied Materials, Inc. | Apparatus and a method for cleaning a dielectric film |
JP4816052B2 (en) * | 2005-12-13 | 2011-11-16 | 東京エレクトロン株式会社 | Semiconductor manufacturing apparatus and semiconductor device manufacturing method |
KR100727258B1 (en) * | 2005-12-29 | 2007-06-11 | 동부일렉트로닉스 주식회사 | Fabricating method of thin film and metal line in semiconductor device |
US7405153B2 (en) * | 2006-01-17 | 2008-07-29 | International Business Machines Corporation | Method for direct electroplating of copper onto a non-copper plateable layer |
KR101379015B1 (en) * | 2006-02-15 | 2014-03-28 | 한국에이에스엠지니텍 주식회사 | METHOD OF DEPOSITING Ru FILM USING PEALD AND DENSE Ru FILM |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
JP2007220882A (en) * | 2006-02-16 | 2007-08-30 | Fujitsu Ltd | Buried-wiring forming method |
US7666787B2 (en) * | 2006-02-21 | 2010-02-23 | International Business Machines Corporation | Grain growth promotion layer for semiconductor interconnect structures |
US20070194450A1 (en) | 2006-02-21 | 2007-08-23 | Tyberg Christy S | BEOL compatible FET structure |
JP2007227706A (en) * | 2006-02-24 | 2007-09-06 | Fujitsu Ltd | Method of forming buried wiring layer |
KR101203254B1 (en) * | 2006-02-28 | 2012-11-21 | 도쿄엘렉트론가부시키가이샤 | Methods of depositing ruthenium film and memory medium readable by computer |
JP4741965B2 (en) * | 2006-03-23 | 2011-08-10 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7485561B2 (en) * | 2006-03-29 | 2009-02-03 | Asm Nutool, Inc. | Filling deep features with conductors in semiconductor manufacturing |
US7625814B2 (en) * | 2006-03-29 | 2009-12-01 | Asm Nutool, Inc. | Filling deep features with conductors in semiconductor manufacturing |
US7285477B1 (en) * | 2006-05-16 | 2007-10-23 | International Business Machines Corporation | Dual wired integrated circuit chips |
DE102006023998B4 (en) * | 2006-05-22 | 2009-02-19 | Infineon Technologies Ag | Electronic circuit arrangement and method for producing such |
JP4787073B2 (en) * | 2006-05-31 | 2011-10-05 | 東京エレクトロン株式会社 | Processing method and processing apparatus |
JP2007324350A (en) * | 2006-05-31 | 2007-12-13 | Tokyo Electron Ltd | Heat treatment method, heat treatment apparatus and substrate processing apparatus |
DE102006027932A1 (en) * | 2006-06-14 | 2007-12-20 | Aixtron Ag | Method for the deposition of layers in a process chamber used in the production of electronic components comprises using a first starting material containing two beta-diketones and a diene coordinated with a ruthenium atom |
JP5558815B2 (en) * | 2006-06-30 | 2014-07-23 | アプライド マテリアルズ インコーポレイテッド | Nanocrystal formation |
JP2008031541A (en) * | 2006-07-31 | 2008-02-14 | Tokyo Electron Ltd | Cvd film deposition process and cvd film deposition system |
JP2008034736A (en) * | 2006-07-31 | 2008-02-14 | Tokyo Electron Ltd | Method and device for heat treatment |
US8916232B2 (en) * | 2006-08-30 | 2014-12-23 | Lam Research Corporation | Method for barrier interface preparation of copper interconnect |
US7563730B2 (en) | 2006-08-31 | 2009-07-21 | Micron Technology, Inc. | Hafnium lanthanide oxynitride films |
US7435484B2 (en) * | 2006-09-01 | 2008-10-14 | Asm Japan K.K. | Ruthenium thin film-formed structure |
JP2008091645A (en) * | 2006-10-02 | 2008-04-17 | Tokyo Electron Ltd | Semiconductor manufacturing apparatus, semiconductor device manufacturing method, and storage medium |
WO2008042981A2 (en) | 2006-10-05 | 2008-04-10 | Asm America, Inc. | Ald of metal silicate films |
US8268409B2 (en) * | 2006-10-25 | 2012-09-18 | Asm America, Inc. | Plasma-enhanced deposition of metal carbide films |
US7611751B2 (en) | 2006-11-01 | 2009-11-03 | Asm America, Inc. | Vapor deposition of metal carbide films |
US20080124484A1 (en) * | 2006-11-08 | 2008-05-29 | Asm Japan K.K. | Method of forming ru film and metal wiring structure |
US8026605B2 (en) * | 2006-12-14 | 2011-09-27 | Lam Research Corporation | Interconnect structure and method of manufacturing a damascene structure |
KR100832704B1 (en) * | 2006-12-21 | 2008-05-28 | 동부일렉트로닉스 주식회사 | Semiconductor device and method of manufacturing the same |
ATE500261T1 (en) * | 2006-12-22 | 2011-03-15 | Air Liquide | NEW ORGANIC RUTHENIUM COMPOUND, PRODUCTION PROCESS THEREOF AND USE AS A RUTHENIUM PRECURSOR FOR THE PRODUCTION OF RUTHENIUM-BASED FILM-COATED METAL ELECTRODES |
US20080171436A1 (en) * | 2007-01-11 | 2008-07-17 | Asm Genitech Korea Ltd. | Methods of depositing a ruthenium film |
US8821637B2 (en) * | 2007-01-29 | 2014-09-02 | Applied Materials, Inc. | Temperature controlled lid assembly for tungsten nitride deposition |
KR101483318B1 (en) | 2007-02-21 | 2015-01-16 | 레르 리키드 쏘시에떼 아노님 뿌르 레?드 에렉스뿔라따시옹 데 프로세데 조르즈 클로드 | Methods for forming a ruthenium-based film on a substrate |
US20080237048A1 (en) * | 2007-03-30 | 2008-10-02 | Ismail Emesh | Method and apparatus for selective electrofilling of through-wafer vias |
US7713874B2 (en) | 2007-05-02 | 2010-05-11 | Asm America, Inc. | Periodic plasma annealing in an ALD-type process |
JP2008300652A (en) * | 2007-05-31 | 2008-12-11 | Toshiba Corp | Method for manufacturing semiconductor device |
US7896988B2 (en) * | 2007-06-15 | 2011-03-01 | Spectre Enterprises, Inc. | Charge system for destroying chips on a circuit board and method for destroying chips on a circuit board |
EP2011898B1 (en) * | 2007-07-03 | 2021-04-07 | Beneq Oy | Method in depositing metal oxide materials |
KR100889553B1 (en) * | 2007-07-23 | 2009-03-23 | 주식회사 동부하이텍 | System in package and method for fabricating the same |
KR101286239B1 (en) * | 2007-08-24 | 2013-07-15 | 삼성전자주식회사 | Structure of interconnection having a oxygen trap pattern in semiconductor device and method of fabricating the same |
US20090065365A1 (en) * | 2007-09-11 | 2009-03-12 | Asm Nutool, Inc. | Method and apparatus for copper electroplating |
US20090087339A1 (en) * | 2007-09-28 | 2009-04-02 | Asm Japan K.K. | METHOD FOR FORMING RUTHENIUM COMPLEX FILM USING Beta-DIKETONE-COORDINATED RUTHENIUM PRECURSOR |
US7867900B2 (en) | 2007-09-28 | 2011-01-11 | Applied Materials, Inc. | Aluminum contact integration on cobalt silicide junction |
DE102007046851B4 (en) * | 2007-09-29 | 2019-01-10 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Semiconductor structure with an electrically conductive structure element and method for forming a semiconductor structure |
KR101544198B1 (en) | 2007-10-17 | 2015-08-12 | 한국에이에스엠지니텍 주식회사 | Method of depositing ruthenium film |
US20090121287A1 (en) * | 2007-11-14 | 2009-05-14 | Kerry Bernstein | Dual wired integrated circuit chips |
DE102007058571B4 (en) | 2007-12-05 | 2012-02-16 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Substrate with a copper-containing coating and method for their preparation by means of atomic layer deposition and use of the method |
US7655564B2 (en) | 2007-12-12 | 2010-02-02 | Asm Japan, K.K. | Method for forming Ta-Ru liner layer for Cu wiring |
KR20090067505A (en) * | 2007-12-21 | 2009-06-25 | 에이에스엠지니텍코리아 주식회사 | Method of depositing ruthenium film |
US7776740B2 (en) * | 2008-01-22 | 2010-08-17 | Tokyo Electron Limited | Method for integrating selective low-temperature ruthenium deposition into copper metallization of a semiconductor device |
US20090200524A1 (en) * | 2008-01-24 | 2009-08-13 | Thompson David M | Organometallic compounds, processes for the preparation thereof and methods of use thereof |
US20090203928A1 (en) * | 2008-01-24 | 2009-08-13 | Thompson David M | Organometallic compounds, processes for the preparation thereof and methods of use thereof |
US20090205538A1 (en) * | 2008-01-24 | 2009-08-20 | Thompson David M | Organometallic compounds, processes for the preparation thereof and methods of use thereof |
US20090209777A1 (en) * | 2008-01-24 | 2009-08-20 | Thompson David M | Organometallic compounds, processes for the preparation thereof and methods of use thereof |
US7799674B2 (en) | 2008-02-19 | 2010-09-21 | Asm Japan K.K. | Ruthenium alloy film for copper interconnects |
US7767572B2 (en) * | 2008-02-21 | 2010-08-03 | Applied Materials, Inc. | Methods of forming a barrier layer in an interconnect structure |
US7618893B2 (en) * | 2008-03-04 | 2009-11-17 | Applied Materials, Inc. | Methods of forming a layer for barrier applications in an interconnect structure |
JP4836092B2 (en) * | 2008-03-19 | 2011-12-14 | 国立大学法人東北大学 | Method for forming semiconductor device |
US7993462B2 (en) | 2008-03-19 | 2011-08-09 | Asm Japan K.K. | Substrate-supporting device having continuous concavity |
WO2009118708A1 (en) * | 2008-03-26 | 2009-10-01 | L'air Liquide-Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Deposition of ternary oxide films containing ruthenium and alkali earth metals |
TWI447256B (en) * | 2008-03-26 | 2014-08-01 | Air Liquide | Deposition of ternary oxide films containing ruthenium and alkali earth metals |
US8545936B2 (en) | 2008-03-28 | 2013-10-01 | Asm International N.V. | Methods for forming carbon nanotubes |
US8383525B2 (en) | 2008-04-25 | 2013-02-26 | Asm America, Inc. | Plasma-enhanced deposition process for forming a metal oxide thin film and related structures |
US20090269507A1 (en) * | 2008-04-29 | 2009-10-29 | Sang-Ho Yu | Selective cobalt deposition on copper surfaces |
US7666474B2 (en) | 2008-05-07 | 2010-02-23 | Asm America, Inc. | Plasma-enhanced pulsed deposition of metal carbide films |
US8945675B2 (en) | 2008-05-29 | 2015-02-03 | Asm International N.V. | Methods for forming conductive titanium oxide thin films |
US8084104B2 (en) | 2008-08-29 | 2011-12-27 | Asm Japan K.K. | Atomic composition controlled ruthenium alloy film formed by plasma-enhanced atomic layer deposition |
US8133555B2 (en) * | 2008-10-14 | 2012-03-13 | Asm Japan K.K. | Method for forming metal film by ALD using beta-diketone metal complex |
JP5778382B2 (en) * | 2008-10-22 | 2015-09-16 | 東ソー株式会社 | Composition for producing metal film, method for producing metal film, and method for producing metal powder |
US20100151676A1 (en) * | 2008-12-16 | 2010-06-17 | Applied Materials, Inc. | Densification process for titanium nitride layer for submicron applications |
US7927942B2 (en) | 2008-12-19 | 2011-04-19 | Asm International N.V. | Selective silicide process |
US8557702B2 (en) | 2009-02-02 | 2013-10-15 | Asm America, Inc. | Plasma-enhanced atomic layers deposition of conductive material over dielectric layers |
US7884016B2 (en) * | 2009-02-12 | 2011-02-08 | Asm International, N.V. | Liner materials and related processes for 3-D integration |
US9127340B2 (en) * | 2009-02-13 | 2015-09-08 | Asm International N.V. | Selective oxidation process |
US20110020546A1 (en) * | 2009-05-15 | 2011-01-27 | Asm International N.V. | Low Temperature ALD of Noble Metals |
US8168528B2 (en) * | 2009-06-18 | 2012-05-01 | Kabushiki Kaisha Toshiba | Restoration method using metal for better CD controllability and Cu filing |
US8329569B2 (en) | 2009-07-31 | 2012-12-11 | Asm America, Inc. | Deposition of ruthenium or ruthenium dioxide |
WO2011017068A1 (en) * | 2009-08-07 | 2011-02-10 | Sigma-Aldrich Co. | High molecular weight alkyl-allyl cobalttricarbonyl complexes and use thereof for preparing dielectric thin films |
KR101347197B1 (en) | 2009-12-18 | 2014-01-03 | 한국전자통신연구원 | Conductive via hole and method for forming conductive via hole |
US8927433B2 (en) * | 2009-12-18 | 2015-01-06 | Electronics And Telecommunications Research Institute | Conductive via hole and method for forming conductive via hole |
US8444868B2 (en) * | 2010-01-28 | 2013-05-21 | International Business Machines Corporation | Method for removing copper oxide layer |
US8859047B2 (en) | 2010-02-23 | 2014-10-14 | L'air Liquide, Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Use of ruthenium tetroxide as a precursor and reactant for thin film depositions |
US8357614B2 (en) * | 2010-04-19 | 2013-01-22 | L'air Liquide Societe Anonyme Pour L'etude Et L'exploitation Des Procedes Georges Claude | Ruthenium-containing precursors for CVD and ALD |
US8420476B2 (en) | 2010-05-27 | 2013-04-16 | International Business Machines Corporation | Integrated circuit with finFETs and MIM fin capacitor |
TWI509695B (en) | 2010-06-10 | 2015-11-21 | Asm Int | Method for selectively depositing film on substrate |
JP5733561B2 (en) * | 2011-01-07 | 2015-06-10 | 日立化成株式会社 | Method for producing metallic copper film and printed metallic copper pattern |
WO2012122052A2 (en) | 2011-03-04 | 2012-09-13 | Applied Materials, Inc. | Methods for contact clean |
US8658533B2 (en) * | 2011-03-10 | 2014-02-25 | International Business Machines Corporation | Semiconductor interconnect structure with multi-layered seed layer providing enhanced reliability and minimizing electromigration |
US8912096B2 (en) | 2011-04-28 | 2014-12-16 | Applied Materials, Inc. | Methods for precleaning a substrate prior to metal silicide fabrication process |
US8927748B2 (en) | 2011-08-12 | 2015-01-06 | Sigma-Aldrich Co. Llc | Alkyl-substituted allyl carbonyl metal complexes and use thereof for preparing dielectric thin films |
US9005705B2 (en) | 2011-09-14 | 2015-04-14 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Method for the production of a substrate having a coating comprising copper, and coated substrate and device prepared by this method |
US9218961B2 (en) | 2011-09-19 | 2015-12-22 | Applied Materials, Inc. | Methods of forming a metal containing layer on a substrate with high uniformity and good profile control |
US9112003B2 (en) | 2011-12-09 | 2015-08-18 | Asm International N.V. | Selective formation of metallic films on metallic surfaces |
US8927423B2 (en) | 2011-12-16 | 2015-01-06 | Applied Materials, Inc. | Methods for annealing a contact metal layer to form a metal silicidation layer |
US8586479B2 (en) | 2012-01-23 | 2013-11-19 | Applied Materials, Inc. | Methods for forming a contact metal layer in semiconductor devices |
CN104081498A (en) * | 2012-01-27 | 2014-10-01 | 默克专利有限公司 | Method for producing electrically semi-conductive or conductive layers with improved conductivity |
US9330939B2 (en) | 2012-03-28 | 2016-05-03 | Applied Materials, Inc. | Method of enabling seamless cobalt gap-fill |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
US9041216B2 (en) | 2013-03-14 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of forming the same |
US9543163B2 (en) | 2013-08-20 | 2017-01-10 | Applied Materials, Inc. | Methods for forming features in a material layer utilizing a combination of a main etching and a cyclical etching process |
JP6488284B2 (en) | 2013-09-27 | 2019-03-20 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | How to enable seamless cobalt gap filling |
TWI686499B (en) | 2014-02-04 | 2020-03-01 | 荷蘭商Asm Ip控股公司 | Selective deposition of metals, metal oxides, and dielectrics |
US9508561B2 (en) | 2014-03-11 | 2016-11-29 | Applied Materials, Inc. | Methods for forming interconnection structures in an integrated cluster system for semicondcutor applications |
US10047435B2 (en) | 2014-04-16 | 2018-08-14 | Asm Ip Holding B.V. | Dual selective deposition |
US9528185B2 (en) | 2014-08-22 | 2016-12-27 | Applied Materials, Inc. | Plasma uniformity control by arrays of unit cell plasmas |
US20160064275A1 (en) * | 2014-08-27 | 2016-03-03 | Applied Materials, Inc. | Selective Deposition With Alcohol Selective Reduction And Protection |
KR102493327B1 (en) | 2014-11-21 | 2023-01-27 | 어플라이드 머티어리얼스, 인코포레이티드 | Alcohol assisted ald film deposition |
US9816180B2 (en) | 2015-02-03 | 2017-11-14 | Asm Ip Holding B.V. | Selective deposition |
US9490145B2 (en) | 2015-02-23 | 2016-11-08 | Asm Ip Holding B.V. | Removal of surface passivation |
US10428421B2 (en) | 2015-08-03 | 2019-10-01 | Asm Ip Holding B.V. | Selective deposition on metal or metallic surfaces relative to dielectric surfaces |
US10121699B2 (en) | 2015-08-05 | 2018-11-06 | Asm Ip Holding B.V. | Selective deposition of aluminum and nitrogen containing material |
US10566185B2 (en) | 2015-08-05 | 2020-02-18 | Asm Ip Holding B.V. | Selective deposition of aluminum and nitrogen containing material |
US9523148B1 (en) | 2015-08-25 | 2016-12-20 | Asm Ip Holdings B.V. | Process for deposition of titanium oxynitride for use in integrated circuit fabrication |
US9540729B1 (en) | 2015-08-25 | 2017-01-10 | Asm Ip Holding B.V. | Deposition of titanium nanolaminates for use in integrated circuit fabrication |
US10343186B2 (en) | 2015-10-09 | 2019-07-09 | Asm Ip Holding B.V. | Vapor phase deposition of organic films |
US10695794B2 (en) | 2015-10-09 | 2020-06-30 | Asm Ip Holding B.V. | Vapor phase deposition of organic films |
US10814349B2 (en) | 2015-10-09 | 2020-10-27 | Asm Ip Holding B.V. | Vapor phase deposition of organic films |
US10121655B2 (en) | 2015-11-20 | 2018-11-06 | Applied Materials, Inc. | Lateral plasma/radical source |
US9981286B2 (en) | 2016-03-08 | 2018-05-29 | Asm Ip Holding B.V. | Selective formation of metal silicides |
US10204782B2 (en) | 2016-04-18 | 2019-02-12 | Imec Vzw | Combined anneal and selective deposition process |
KR102182550B1 (en) | 2016-04-18 | 2020-11-25 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming induced self-assembly layer on a substrate |
US11081342B2 (en) | 2016-05-05 | 2021-08-03 | Asm Ip Holding B.V. | Selective deposition using hydrophobic precursors |
US10373820B2 (en) | 2016-06-01 | 2019-08-06 | Asm Ip Holding B.V. | Deposition of organic films |
US10662527B2 (en) | 2016-06-01 | 2020-05-26 | Asm Ip Holding B.V. | Manifolds for uniform vapor deposition |
US10453701B2 (en) | 2016-06-01 | 2019-10-22 | Asm Ip Holding B.V. | Deposition of organic films |
US9803277B1 (en) | 2016-06-08 | 2017-10-31 | Asm Ip Holding B.V. | Reaction chamber passivation and selective deposition of metallic films |
US10014212B2 (en) | 2016-06-08 | 2018-07-03 | Asm Ip Holding B.V. | Selective deposition of metallic films |
US11430656B2 (en) | 2016-11-29 | 2022-08-30 | Asm Ip Holding B.V. | Deposition of oxide thin films |
US10186420B2 (en) | 2016-11-29 | 2019-01-22 | Asm Ip Holding B.V. | Formation of silicon-containing thin films |
US10199266B2 (en) * | 2016-12-26 | 2019-02-05 | Intel Corporation | Integrated circuit interconnect structure having metal oxide adhesive layer |
US11094535B2 (en) | 2017-02-14 | 2021-08-17 | Asm Ip Holding B.V. | Selective passivation and selective deposition |
US11501965B2 (en) | 2017-05-05 | 2022-11-15 | Asm Ip Holding B.V. | Plasma enhanced deposition processes for controlled formation of metal oxide thin films |
CN110651064B (en) | 2017-05-16 | 2022-08-16 | Asm Ip 控股有限公司 | Selective PEALD of oxides on dielectrics |
US10622214B2 (en) | 2017-05-25 | 2020-04-14 | Applied Materials, Inc. | Tungsten defluorination by high pressure treatment |
US10900120B2 (en) | 2017-07-14 | 2021-01-26 | Asm Ip Holding B.V. | Passivation against vapor deposition |
US10913056B2 (en) | 2017-07-31 | 2021-02-09 | Honda Motor Co., Ltd. | Method for synthesis of copper/copper oxide nanocrystals |
US10276411B2 (en) | 2017-08-18 | 2019-04-30 | Applied Materials, Inc. | High pressure and high temperature anneal chamber |
KR102405723B1 (en) | 2017-08-18 | 2022-06-07 | 어플라이드 머티어리얼스, 인코포레이티드 | High pressure and high temperature annealing chamber |
WO2019094481A1 (en) | 2017-11-11 | 2019-05-16 | Micromaterials Llc | Gas delivery system for high pressure processing chamber |
KR20200075892A (en) | 2017-11-17 | 2020-06-26 | 어플라이드 머티어리얼스, 인코포레이티드 | Condenser system for high pressure treatment systems |
WO2019103995A1 (en) * | 2017-11-22 | 2019-05-31 | Applied Materials, Inc. | Methods of reducing or eliminating defects in tungsten film |
CN111902929A (en) | 2018-03-09 | 2020-11-06 | 应用材料公司 | High pressure annealing process for metal-containing materials |
JP7146690B2 (en) | 2018-05-02 | 2022-10-04 | エーエスエム アイピー ホールディング ビー.ブイ. | Selective layer formation using deposition and removal |
US10950429B2 (en) | 2018-05-08 | 2021-03-16 | Applied Materials, Inc. | Methods of forming amorphous carbon hard mask layers and hard mask layers formed therefrom |
EP3821463A1 (en) * | 2018-07-11 | 2021-05-19 | Dynex Semiconductor Limited | Semiconductor device sub-assembly |
US10748783B2 (en) | 2018-07-25 | 2020-08-18 | Applied Materials, Inc. | Gas delivery module |
JP2020056104A (en) | 2018-10-02 | 2020-04-09 | エーエスエム アイピー ホールディング ビー.ブイ. | Selective passivation and selective deposition |
WO2020117462A1 (en) | 2018-12-07 | 2020-06-11 | Applied Materials, Inc. | Semiconductor processing system |
US11339487B2 (en) | 2019-02-28 | 2022-05-24 | Honda Motor Co., Ltd. | Synergistic effects of multi-faceted CU2O nanocrystals for electrochemical CO2 reduction |
CN113454269A (en) | 2019-02-28 | 2021-09-28 | 本田技研工业株式会社 | ForElectrochemical CO2Reduced CU/CU2O-interface nanostructures |
US11492701B2 (en) | 2019-03-19 | 2022-11-08 | Asm Ip Holding B.V. | Reactor manifolds |
KR20210048408A (en) | 2019-10-22 | 2021-05-03 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor deposition reactor manifolds |
US11139163B2 (en) | 2019-10-31 | 2021-10-05 | Asm Ip Holding B.V. | Selective deposition of SiOC thin films |
TW202136571A (en) | 2020-02-10 | 2021-10-01 | 荷蘭商Asm Ip 控股公司 | Deposition of hafnium oxide within a high aspect ratio hole |
US11901222B2 (en) | 2020-02-17 | 2024-02-13 | Applied Materials, Inc. | Multi-step process for flowable gap-fill film |
TW202140832A (en) | 2020-03-30 | 2021-11-01 | 荷蘭商Asm Ip私人控股有限公司 | Selective deposition of silicon oxide on metal surfaces |
TW202140833A (en) | 2020-03-30 | 2021-11-01 | 荷蘭商Asm Ip私人控股有限公司 | Selective deposition of silicon oxide on dielectric surfaces relative to metal surfaces |
TW202204658A (en) | 2020-03-30 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Simultaneous selective deposition of two different materials on two different surfaces |
US11443936B2 (en) * | 2020-06-19 | 2022-09-13 | Applied Materials, Inc. | Methods and apparatus for aluminum oxide surface recovery |
WO2023027974A1 (en) * | 2021-08-22 | 2023-03-02 | Trustees Of Dartmouth College | Functionalization of microscale 3d-printed polymer structures with nanoscale vapor deposited electronic layers |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB368850A (en) * | 1930-06-07 | 1932-03-14 | Westinghouse Brake & Signal | Improvements relating to electric current rectifying devices |
GB1518243A (en) * | 1975-06-24 | 1978-07-19 | Southwire Co | Continuous rolled rod cooling and cleaning |
EP0321067A1 (en) * | 1987-12-14 | 1989-06-21 | Hitachi Chemical Co., Ltd. | Process for treating copper surface |
EP0469456A1 (en) * | 1990-07-30 | 1992-02-05 | Mitsubishi Gas Chemical Company, Inc. | Process for producing copper-clad laminate |
US5106454A (en) * | 1990-11-01 | 1992-04-21 | Shipley Company Inc. | Process for multilayer printed circuit board manufacture |
EP0880168A2 (en) * | 1997-05-22 | 1998-11-25 | Sharp Kabushiki Kaisha | System and method of selectively cleaning copper substrate surfaces, in-situ, to remove copper oxides |
US6033584A (en) * | 1997-12-22 | 2000-03-07 | Advanced Micro Devices, Inc. | Process for reducing copper oxide during integrated circuit fabrication |
Family Cites Families (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE410873C (en) | 1923-08-18 | 1925-03-26 | Neufeldt & Kuhnke Fa | Asynchronous machine with capacitors to generate the magnetizing current |
US3620853A (en) * | 1969-11-25 | 1971-11-16 | Anaconda Wire & Cable Co | Descaling copper rods |
SE393967B (en) | 1974-11-29 | 1977-05-31 | Sateko Oy | PROCEDURE AND PERFORMANCE OF LAYING BETWEEN THE STORAGE IN A LABOR PACKAGE |
US4477296A (en) * | 1982-09-30 | 1984-10-16 | E. I. Du Pont De Nemours And Company | Method for activating metal particles |
JPH0445534A (en) * | 1990-06-12 | 1992-02-14 | Sony Corp | Selective etching method of thin copper film |
DE69122573T2 (en) | 1990-07-30 | 1997-03-13 | Mitsubishi Gas Chemical Co | Process for the production of multilayer boards |
US5382333A (en) | 1990-07-30 | 1995-01-17 | Mitsubishi Gas Chemical Company, Inc. | Process for producing copper clad laminate |
US5865365A (en) | 1991-02-19 | 1999-02-02 | Hitachi, Ltd. | Method of fabricating an electronic circuit device |
WO1993010652A1 (en) | 1991-11-22 | 1993-05-27 | Electrochemicals, Inc. | Process for improved adhesion between a metallic oxide and a polymer surface |
JPH05206632A (en) * | 1992-01-17 | 1993-08-13 | Tokyo Gas Co Ltd | Reflow soldering reducing atmosphere gas and supply device thereof |
US5561082A (en) | 1992-07-31 | 1996-10-01 | Kabushiki Kaisha Toshiba | Method for forming an electrode and/or wiring layer by reducing copper oxide or silver oxide |
FI97731C (en) | 1994-11-28 | 1997-02-10 | Mikrokemia Oy | Method and apparatus for making thin films |
US6006763A (en) | 1995-01-11 | 1999-12-28 | Seiko Epson Corporation | Surface treatment method |
US6342277B1 (en) | 1996-08-16 | 2002-01-29 | Licensee For Microelectronics: Asm America, Inc. | Sequential chemical vapor deposition |
NL1003538C2 (en) | 1996-07-08 | 1998-01-12 | Advanced Semiconductor Mat | Method and device for contactless treatment of a disc-shaped semiconductor substrate. |
US5916365A (en) | 1996-08-16 | 1999-06-29 | Sherman; Arthur | Sequential chemical vapor deposition |
US5923056A (en) * | 1996-10-10 | 1999-07-13 | Lucent Technologies Inc. | Electronic components with doped metal oxide dielectric materials and a process for making electronic components with doped metal oxide dielectric materials |
JP3150095B2 (en) | 1996-12-12 | 2001-03-26 | 日本電気株式会社 | Method of manufacturing multilayer wiring structure |
US6124189A (en) | 1997-03-14 | 2000-09-26 | Kabushiki Kaisha Toshiba | Metallization structure and method for a semiconductor device |
US6387805B2 (en) | 1997-05-08 | 2002-05-14 | Applied Materials, Inc. | Copper alloy seed layer for copper metallization |
KR100269306B1 (en) * | 1997-07-31 | 2000-10-16 | 윤종용 | Integrate circuit device having buffer layer containing metal oxide stabilized by low temperature treatment and fabricating method thereof |
CA2246402C (en) | 1997-09-05 | 2001-02-06 | Premark Feg L.L.C. | Door/sill interface for a warewasher |
US5983644A (en) | 1997-09-29 | 1999-11-16 | Applied Materials, Inc. | Integrated bake and chill plate |
JP3111979B2 (en) * | 1998-05-20 | 2000-11-27 | 日本電気株式会社 | Wafer cleaning method |
US6323131B1 (en) | 1998-06-13 | 2001-11-27 | Agere Systems Guardian Corp. | Passivated copper surfaces |
US6130123A (en) | 1998-06-30 | 2000-10-10 | Intel Corporation | Method for making a complementary metal gate electrode technology |
US6461675B2 (en) | 1998-07-10 | 2002-10-08 | Cvc Products, Inc. | Method for forming a copper film on a substrate |
KR100275738B1 (en) | 1998-08-07 | 2000-12-15 | 윤종용 | Method for producing thin film using atomatic layer deposition |
JP3137087B2 (en) * | 1998-08-31 | 2001-02-19 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US6108937A (en) | 1998-09-10 | 2000-08-29 | Asm America, Inc. | Method of cooling wafers |
JP2000208627A (en) * | 1999-01-19 | 2000-07-28 | Hitachi Ltd | Production of semiconductor device |
US6303500B1 (en) | 1999-02-24 | 2001-10-16 | Micron Technology, Inc. | Method and apparatus for electroless plating a contact pad |
US6136163A (en) | 1999-03-05 | 2000-10-24 | Applied Materials, Inc. | Apparatus for electro-chemical deposition with thermal anneal chamber |
US6305314B1 (en) * | 1999-03-11 | 2001-10-23 | Genvs, Inc. | Apparatus and concept for minimizing parasitic chemical vapor deposition during atomic layer deposition |
US6297539B1 (en) * | 1999-07-19 | 2001-10-02 | Sharp Laboratories Of America, Inc. | Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for same |
US6040243A (en) * | 1999-09-20 | 2000-03-21 | Chartered Semiconductor Manufacturing Ltd. | Method to form copper damascene interconnects using a reverse barrier metal scheme to eliminate copper diffusion |
US6593653B2 (en) | 1999-09-30 | 2003-07-15 | Novellus Systems, Inc. | Low leakage current silicon carbonitride prepared using methane, ammonia and silane for copper diffusion barrier, etchstop and passivation applications |
US6576053B1 (en) * | 1999-10-06 | 2003-06-10 | Samsung Electronics Co., Ltd. | Method of forming thin film using atomic layer deposition method |
US6203613B1 (en) * | 1999-10-19 | 2001-03-20 | International Business Machines Corporation | Atomic layer deposition with nitrate containing precursors |
JP2001160558A (en) | 1999-12-02 | 2001-06-12 | Nec Corp | Method and apparatus for manufacturing semiconductor device |
NL1013984C2 (en) | 1999-12-29 | 2001-07-02 | Asm Int | Method and device for treating substrates. |
US6777331B2 (en) * | 2000-03-07 | 2004-08-17 | Simplus Systems Corporation | Multilayered copper structure for improving adhesion property |
US20020013487A1 (en) * | 2000-04-03 | 2002-01-31 | Norman John Anthony Thomas | Volatile precursors for deposition of metals and metal-containing films |
KR100775159B1 (en) * | 2000-05-15 | 2007-11-12 | 에이에스엠 인터내셔널 엔.붸. | Process for producing integrated circuits |
JP3574383B2 (en) | 2000-07-31 | 2004-10-06 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
-
2001
- 2001-05-15 KR KR1020027015225A patent/KR100775159B1/en active IP Right Grant
- 2001-05-15 US US09/858,820 patent/US6482740B2/en not_active Expired - Lifetime
- 2001-05-15 AU AU2001260374A patent/AU2001260374A1/en not_active Abandoned
- 2001-05-15 TW TW90111584A patent/TW508658B/en not_active IP Right Cessation
- 2001-05-15 WO PCT/FI2001/000473 patent/WO2001088972A1/en active Application Filing
- 2001-05-15 JP JP2001584473A patent/JP5173101B2/en not_active Expired - Lifetime
- 2001-05-15 US US10/276,663 patent/US6921712B2/en not_active Expired - Lifetime
- 2001-05-15 EP EP01934057.9A patent/EP1282911B1/en not_active Expired - Lifetime
-
2002
- 2002-11-19 US US10/300,169 patent/US6887795B2/en not_active Expired - Lifetime
-
2005
- 2005-04-19 US US11/110,345 patent/US7241677B2/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB368850A (en) * | 1930-06-07 | 1932-03-14 | Westinghouse Brake & Signal | Improvements relating to electric current rectifying devices |
GB1518243A (en) * | 1975-06-24 | 1978-07-19 | Southwire Co | Continuous rolled rod cooling and cleaning |
EP0321067A1 (en) * | 1987-12-14 | 1989-06-21 | Hitachi Chemical Co., Ltd. | Process for treating copper surface |
EP0469456A1 (en) * | 1990-07-30 | 1992-02-05 | Mitsubishi Gas Chemical Company, Inc. | Process for producing copper-clad laminate |
US5106454A (en) * | 1990-11-01 | 1992-04-21 | Shipley Company Inc. | Process for multilayer printed circuit board manufacture |
EP0880168A2 (en) * | 1997-05-22 | 1998-11-25 | Sharp Kabushiki Kaisha | System and method of selectively cleaning copper substrate surfaces, in-situ, to remove copper oxides |
US6033584A (en) * | 1997-12-22 | 2000-03-07 | Advanced Micro Devices, Inc. | Process for reducing copper oxide during integrated circuit fabrication |
Cited By (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7494927B2 (en) | 2000-05-15 | 2009-02-24 | Asm International N.V. | Method of growing electrical conductors |
WO2002045167A3 (en) * | 2000-11-30 | 2003-05-30 | Asm Microchemistry Oy | Thin films for magnetic devices |
WO2002045167A2 (en) * | 2000-11-30 | 2002-06-06 | Asm International N.V. | Thin films for magnetic devices |
KR100869326B1 (en) * | 2000-11-30 | 2008-11-18 | 에이에스엠 인터내셔널 엔.브이. | thin films for magnetic devices |
US7220669B2 (en) | 2000-11-30 | 2007-05-22 | Asm International N.V. | Thin films for magnetic device |
US6759081B2 (en) | 2001-05-11 | 2004-07-06 | Asm International, N.V. | Method of depositing thin films for magnetic heads |
US7037574B2 (en) | 2001-05-23 | 2006-05-02 | Veeco Instruments, Inc. | Atomic layer deposition for fabricating thin films |
US7410666B2 (en) | 2001-09-14 | 2008-08-12 | Asm International N.V. | Metal nitride carbide deposition by ALD |
US6986914B2 (en) | 2001-09-14 | 2006-01-17 | Asm International N.V. | Metal nitride deposition by ALD with reduction pulse |
US6821891B2 (en) | 2001-11-16 | 2004-11-23 | Applied Materials, Inc. | Atomic layer deposition of copper using a reducing gas and non-fluorinated copper precursors |
EP1466352A4 (en) * | 2001-12-28 | 2005-04-06 | Genitech Co Ltd | Method of forming copper interconnections for semiconductor integrated circuits on a substrate |
EP1466352A1 (en) * | 2001-12-28 | 2004-10-13 | Genitech Co., Ltd. | Method of forming copper interconnections for semiconductor integrated circuits on a substrate |
US7264846B2 (en) | 2002-06-04 | 2007-09-04 | Applied Materials, Inc. | Ruthenium layer formation for copper film deposition |
US7404985B2 (en) | 2002-06-04 | 2008-07-29 | Applied Materials, Inc. | Noble metal layer formation for copper film deposition |
US7910165B2 (en) | 2002-06-04 | 2011-03-22 | Applied Materials, Inc. | Ruthenium layer formation for copper film deposition |
WO2004035858A2 (en) * | 2002-10-15 | 2004-04-29 | Rensselaer Polytechnic Institute | Atomic layer deposition of noble metals |
WO2004035858A3 (en) * | 2002-10-15 | 2004-11-04 | Rensselaer Polytech Inst | Atomic layer deposition of noble metals |
US7799680B2 (en) | 2003-08-04 | 2010-09-21 | Asm America, Inc. | Surface preparation prior to deposition on germanium |
US7405143B2 (en) | 2004-03-25 | 2008-07-29 | Asm International N.V. | Method for fabricating a seed layer |
US7498242B2 (en) | 2005-02-22 | 2009-03-03 | Asm America, Inc. | Plasma pre-treating surfaces for atomic layer deposition |
US7265048B2 (en) | 2005-03-01 | 2007-09-04 | Applied Materials, Inc. | Reduction of copper dewetting by transition metal deposition |
US9469899B2 (en) | 2005-03-15 | 2016-10-18 | Asm International N.V. | Selective deposition of noble metal thin films |
US9587307B2 (en) | 2005-03-15 | 2017-03-07 | Asm International N.V. | Enhanced deposition of noble metals |
US8927403B2 (en) | 2005-03-15 | 2015-01-06 | Asm International N.V. | Selective deposition of noble metal thin films |
US8993055B2 (en) | 2005-10-27 | 2015-03-31 | Asm International N.V. | Enhanced thin film deposition |
US10297444B2 (en) | 2005-10-27 | 2019-05-21 | Asm International N.V. | Enhanced thin film deposition |
US10964534B2 (en) | 2005-10-27 | 2021-03-30 | Asm International | Enhanced thin film deposition |
US9831094B2 (en) | 2005-10-27 | 2017-11-28 | Asm International N.V. | Enhanced thin film deposition |
US9127351B2 (en) | 2005-10-27 | 2015-09-08 | Asm International N.V. | Enhanced thin film deposition |
US9032906B2 (en) | 2005-11-04 | 2015-05-19 | Applied Materials, Inc. | Apparatus and process for plasma-enhanced atomic layer deposition |
DE102006039001B4 (en) * | 2006-03-24 | 2009-05-20 | Fujitsu Microelectronics Ltd. | Method for producing a multilayer connection structure |
US8440577B2 (en) | 2006-03-24 | 2013-05-14 | Fujitsu Semiconductor Limited | Method for reducing metal, multilayer interconnection structure and manufacturing method for the same, and semiconductor device and manufacturing method for the same |
US7833358B2 (en) | 2006-04-07 | 2010-11-16 | Applied Materials, Inc. | Method of recovering valuable material from exhaust gas stream of a reaction chamber |
US8875813B2 (en) | 2006-09-21 | 2014-11-04 | Smith International, Inc. | Atomic layer deposition nanocoatings on cutting tool powder materials |
EP1935508A1 (en) * | 2006-12-05 | 2008-06-25 | Linde Aktiengesellschaft | Method for producing porous surfaces on metal components |
US7737028B2 (en) | 2007-09-28 | 2010-06-15 | Applied Materials, Inc. | Selective ruthenium deposition on copper materials |
US9631272B2 (en) | 2008-04-16 | 2017-04-25 | Asm America, Inc. | Atomic layer deposition of metal carbide films using aluminum hydrocarbon compounds |
US9129897B2 (en) | 2008-12-19 | 2015-09-08 | Asm International N.V. | Metal silicide, metal germanide, methods for making the same |
US9379011B2 (en) | 2008-12-19 | 2016-06-28 | Asm International N.V. | Methods for depositing nickel films and for making nickel silicide and nickel germanide |
US10553440B2 (en) | 2008-12-19 | 2020-02-04 | Asm International N.V. | Methods for depositing nickel films and for making nickel silicide and nickel germanide |
US9634106B2 (en) | 2008-12-19 | 2017-04-25 | Asm International N.V. | Doped metal germanide and methods for making the same |
US9457406B2 (en) | 2009-09-16 | 2016-10-04 | Hitachi Chemical Company, Ltd. | Copper metal film, method for producing same, copper metal pattern, conductive wiring line using the copper metal pattern, copper metal bump, heat conduction path, bonding material, and liquid composition |
US10513772B2 (en) | 2009-10-20 | 2019-12-24 | Asm International N.V. | Process for passivating dielectric films |
US11549177B2 (en) | 2009-10-20 | 2023-01-10 | Asm International, N.V. | Process for passivating dielectric films |
US10043880B2 (en) | 2011-04-22 | 2018-08-07 | Asm International N.V. | Metal silicide, metal germanide, methods for making the same |
US9704716B2 (en) | 2013-03-13 | 2017-07-11 | Asm Ip Holding B.V. | Deposition of smooth metal nitride films |
US10074541B2 (en) | 2013-03-13 | 2018-09-11 | Asm Ip Holding B.V. | Deposition of smooth metal nitride films |
US9236247B2 (en) | 2013-03-14 | 2016-01-12 | Asm Ip Holding B.V. | Silane and borane treatments for titanium carbide films |
US8841182B1 (en) | 2013-03-14 | 2014-09-23 | Asm Ip Holding B.V. | Silane and borane treatments for titanium carbide films |
US9583348B2 (en) | 2013-03-14 | 2017-02-28 | Asm Ip Holding B.V. | Silane and borane treatments for titanium carbide films |
US9111749B2 (en) | 2013-03-14 | 2015-08-18 | Asm Ip Holdings B.V. | Silane or borane treatment of metal thin films |
US8846550B1 (en) | 2013-03-14 | 2014-09-30 | Asm Ip Holding B.V. | Silane or borane treatment of metal thin films |
US9394609B2 (en) | 2014-02-13 | 2016-07-19 | Asm Ip Holding B.V. | Atomic layer deposition of aluminum fluoride thin films |
US11823976B2 (en) | 2014-04-17 | 2023-11-21 | ASM IP Holding, B.V. | Fluorine-containing conductive films |
US11450591B2 (en) | 2014-04-17 | 2022-09-20 | Asm Ip Holding B.V. | Fluorine-containing conductive films |
US10643925B2 (en) | 2014-04-17 | 2020-05-05 | Asm Ip Holding B.V. | Fluorine-containing conductive films |
US10002936B2 (en) | 2014-10-23 | 2018-06-19 | Asm Ip Holding B.V. | Titanium aluminum and tantalum aluminum thin films |
US10636889B2 (en) | 2014-10-23 | 2020-04-28 | Asm Ip Holding B.V. | Titanium aluminum and tantalum aluminum thin films |
US11139383B2 (en) | 2014-10-23 | 2021-10-05 | Asm Ip Holding B.V. | Titanium aluminum and tantalum aluminum thin films |
US9607842B1 (en) | 2015-10-02 | 2017-03-28 | Asm Ip Holding B.V. | Methods of forming metal silicides |
US10199234B2 (en) | 2015-10-02 | 2019-02-05 | Asm Ip Holding B.V. | Methods of forming metal silicides |
US9941425B2 (en) | 2015-10-16 | 2018-04-10 | Asm Ip Holdings B.V. | Photoactive devices and materials |
US10861986B2 (en) | 2015-10-16 | 2020-12-08 | Asm Ip Holding B.V. | Photoactive devices and materials |
US11362222B2 (en) | 2015-10-16 | 2022-06-14 | Asm Ip Holding B.V. | Photoactive devices and materials |
US10424476B2 (en) | 2015-11-12 | 2019-09-24 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US11107673B2 (en) | 2015-11-12 | 2021-08-31 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US10510529B2 (en) | 2015-11-12 | 2019-12-17 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US9786491B2 (en) | 2015-11-12 | 2017-10-10 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US9786492B2 (en) | 2015-11-12 | 2017-10-10 | Asm Ip Holding B.V. | Formation of SiOCN thin films |
US10600637B2 (en) | 2016-05-06 | 2020-03-24 | Asm Ip Holding B.V. | Formation of SiOC thin films |
US11562900B2 (en) | 2016-05-06 | 2023-01-24 | Asm Ip Holding B.V. | Formation of SiOC thin films |
US11195845B2 (en) | 2017-04-13 | 2021-12-07 | Asm Ip Holding B.V. | Substrate processing method and device manufactured by the same |
US10847529B2 (en) | 2017-04-13 | 2020-11-24 | Asm Ip Holding B.V. | Substrate processing method and device manufactured by the same |
US10504901B2 (en) | 2017-04-26 | 2019-12-10 | Asm Ip Holding B.V. | Substrate processing method and device manufactured using the same |
US11158500B2 (en) | 2017-05-05 | 2021-10-26 | Asm Ip Holding B.V. | Plasma enhanced deposition processes for controlled formation of oxygen containing thin films |
US11776807B2 (en) | 2017-05-05 | 2023-10-03 | ASM IP Holding, B.V. | Plasma enhanced deposition processes for controlled formation of oxygen containing thin films |
US10991573B2 (en) | 2017-12-04 | 2021-04-27 | Asm Ip Holding B.V. | Uniform deposition of SiOC on dielectric and metal surfaces |
Also Published As
Publication number | Publication date |
---|---|
US20020004293A1 (en) | 2002-01-10 |
US7241677B2 (en) | 2007-07-10 |
JP5173101B2 (en) | 2013-03-27 |
JP2003533880A (en) | 2003-11-11 |
KR100775159B1 (en) | 2007-11-12 |
AU2001260374A1 (en) | 2001-11-26 |
US6921712B2 (en) | 2005-07-26 |
US20040038529A1 (en) | 2004-02-26 |
US6482740B2 (en) | 2002-11-19 |
EP1282911B1 (en) | 2018-09-05 |
US20050215053A1 (en) | 2005-09-29 |
TW508658B (en) | 2002-11-01 |
US6887795B2 (en) | 2005-05-03 |
EP1282911A1 (en) | 2003-02-12 |
US20030096468A1 (en) | 2003-05-22 |
KR20030007612A (en) | 2003-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1282911B1 (en) | Process for producing integrated circuits | |
US6464779B1 (en) | Copper atomic layer chemical vapor desposition | |
US8536058B2 (en) | Method of growing electrical conductors | |
US7211512B1 (en) | Selective electroless-plated copper metallization | |
US8183150B2 (en) | Semiconductor device having silicon carbide and conductive pathway interface | |
KR100717086B1 (en) | A method for enhancing the adhesion of copper deposited by chemical vapor deposition | |
US7405143B2 (en) | Method for fabricating a seed layer | |
US6734102B2 (en) | Plasma treatment for copper oxide reduction | |
JP5820870B2 (en) | Method and integrated system for conditioning a substrate surface for metal deposition | |
US20110177236A1 (en) | Molecular self-assembly in substrate processing | |
WO2008027205A2 (en) | Self assembled monolayer for improving adhesion between copper and barrier layer | |
US6593236B2 (en) | Method of forming a metal wiring in a semiconductor device with copper seed | |
WO2006020737A1 (en) | Treatment of silicon prior to nickel silicide formation | |
TW413895B (en) | Method for improving stability of copper processing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ CZ DE DE DK DK DM DZ EC EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2001934057 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027015225 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10276663 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027015225 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2001934057 Country of ref document: EP |