WO2001097384A2

WO2001097384A2 - Real time correction of a digital pwm amplifier

Info

Publication number: WO2001097384A2
Application number: PCT/US2001/016688
Authority: WO
Inventors: John Laurence Melanson
Original assignee: Cirrus Logic, Inc.
Priority date: 2000-06-12
Filing date: 2001-05-23
Publication date: 2001-12-20
Also published as: ATE292335T1; EP1374411B1; EP1374411A2; KR100761678B1; AU2001264865A1; US6373334B1; KR20030024693A; WO2001097384A3; DE60109823D1

Abstract

Distortion and noise in high power digital PWM amplifiers is reduced by measuring the difference between the desired output signal and the actual output signal on a pulse by pulse basis. This analog error is converted into a digital signal with an analog to digital converter (ADC). The digital error signal is then used to correct the feedback of the delta sigma modulator in real time. Preferably, more than one moment of the modulator signal is corrected via the feedback. Preferably, the predictable error of the circuitry which is known a priori is also corrected by correcting the delta sigma modulator feedback. A specialized ADC allows the loop delay to be low, without compromising accuracy.

Description

REAL TIME CORRECTION OF A DIGITAL PWM AMPLIFIER

BACKGROUND OFTHE INVENTION

FIELD OF INVENTION:

The present invention relates to real time correction of digital PWM amplifiers.

DESCRIPTION OF PRIOR ART:

It is desirable to produce high quality audio output while directly driving the speaker with a class D output. Class D amplifiers are desirable in audio power amplifiers and the like because they are efficient, and they can handle high power signals.

The high efficiency allows for smaller power supplies, and smaller heat sinks. Typically this technique uses a one-bit signal, of two levels, for example +40 Volts and -40 Volts. The one bit signal is filtered through a simple low pass filter and driven into a loudspeaker.

It is further desirable to implement all of the logic to perform the output amplification digitally. Digital logic is inexpensive and dense. A digital input is preferred, because the majority of source signals are digital, in order to take advantage of digital signal processing. One well known technique provides a two level control signal to the Class D drivers via a delta sigma modulator and a pulse wave modulator (PWM). Figure 1 (prior art) shows a conventional high power digital PWM amplifier. The digital audio input arrives at' delta sigma modulator 102, which provides a multilevel noise shaped signal. Modulator 102 feeds PWM 104, which turns the multilevel noise shaped signal into a two level pulse modulated signal. This signal controls drivers 106. Low pass filter 110 removes high frequencies from the output of the switches, and the filtered output 112 drives speakers or other high power load.

The rate at which the output signal switches between levels is typically 200KHz to 2MHz for audio applications. The timing of the edges is typically 20MHz to 200MHz.

The digital signal is applied to power switches that drive the output filter. In a low power system, these switches can be viewed as equivalent to a high power logic inverter. The fidelity of the switch is nearly perfect. By this it is meant that the rise and fall times are fast, that the on resistance is low relative to the load, and that the off resistance is high. However, in higher power systems, the switch is much less ideal. Time delays, dead time, slew rate, and other characteristics make the switch non-ideal. In addition, the power supply is not perfectly regulated, and not of zero ohm impedance. The imperfections create signal distortion, and increases noise.

References relevant to the present invention include U.S. Pat. No. 5,815,102, by the present inventor, Pat. App. No. 09/510,034, by the present inventor (incorporated herein by reference), "Toward the 24-bit DAC: Novel Noise-Shaping Topologies Incorporating Correction for the Nonlinearity in a PWM OutPut Stage" by Peter Craven, J. Audio Eng. Soc, Vol. 41 , No., 5, May 1993, and U.S. Patent Numbers 5,548,286 and 5,784,017 by Craven. See also WO 97/37433 by L. Risbo et al.

A need remains in the art for apparatus and methods to reduce the distortion and noise in high power digital PWM amplifiers.

SUMMARY OF INVENTION

It is an object of the present invention to provide apparatus and methods to reduce the distortion and noise in high power digital PWM amplifiers.

In order to reduce these effects, the difference between the desired switch signal and the actual switch signal is measured on a pulse by pulse basis. This analog error is converted into a digital signal with an analog to digital converter (ADC). The digital error signal is then used to correct the feedback of the delta sigma modulator in real time. Preferably, more than one moment (integral) of the modulator signal is corrected via the feedback. Preferably, the predictable error of the circuitry (which is known a priori) is also corrected by correcting the delta sigma modulator feedback, for example by using the techniques described in U.S. Pat. No. 5,815,102, by the present inventor.

A specialized ADC according to the present invention allows the loop delay to be low, without compromising accuracy.

BRIEF DESCRIPTION OFTHE DRAWINGS

Figure 1 (prior art) is a block diagram showing a digital PWM amplifier driven by a delta sigma converter.

Figure 2a is a digital PWM amplifier, driven by a delta sigma converter, according to the present invention, wherein the feedback of the delta sigma modulator is corrected to account for amplifier noise and distortion.

Figure 2b is a time line showing the error in the output of the driver switches of Figure 2a.

Figure 3a is a block diagram of a specialized analog to digital converter (ADC) which is fast and accurate enough to be used in the apparatus of Figure 2a.

Figure 3b is a block diagram of an embodiment of the feedback logic of Figure 3a.

Figures 4 and 5 are plots showing the behavior of the integrators of Figure 3a.

Figures 6a and 6b are plots showing two possible feedback patterns in Figure 3a.

Figure 7 is a block diagram showing one implementation of apparatus for controlling the loop gains in Figure 3a.

Figure 8 is a flow diagram showing a method of measuring the gain of the integrators of Figure 3a at each start up.

Figure 9 is a block diagram showing an embodiment of the delta sigma converter of Figure 2a, wherein both a priori feedback and real time feedback according to the present invention are implemented.

Figure 10 is an example of a method for computing the real time feedback terms in the apparatus of Figure 9.

Figure 11 a is block diagram showing a first embodiment of apparatus for measuring and correcting for delays in the real time feedback process of Figure 2.

Figure 11 b is a timing diagram showing the input signal to the switches of Figure 1 1 a and the output signal from the switches.

Figure 12 is block diagram showing a second embodiment of apparatus for measuring and correcting for delays in the real time feedback process of Figure 2.

DETAILED DESCRIPTION OFTHE PREFERRED EMBODIMENTS

Figure 2a shows a digital PWM amplifier, driven by a delta sigma converter, according to the present invention, wherein the feedback of the delta sigma modulator is corrected to account for amplifier noise and distortion. The apparatus of Figure 2a is similar to that of Figure 1 , with the addition of real time feedback circuitry.

Figure 2a shows a high level block diagram of the invention. Delta sigma modulator 102 is structured similarly to those known in the state of the art. In the preferred embodiment, it is modified to have multiple correction feedback paths, as described in U.S. Pat. No.

5,815,102, by the present inventor. Filter 202 is a low pass filter (for a high pass noise shaping function). It is typically implemented as a series connected chain of 2-8 integrators (Figure 9 shows one embodiment of delta sigma modulator 102 in more detail). Quantizer 204 is a multilevel quantizer, with typically 8-256 quantization levels. Correction block 206 corrects for the effects of pulse width modulation, and other systemic, predictable circuit imperfections. A possible design of such a correction block is described in detail in Pat. App. No. 09/510,034, by the present inventor. At least one of the feedback paths to at least one of the integrators is a nonlinear function of the output of quantizer 204. Further feedback path corrections, to higher order stages, may be used as necessary to achieve higher quality. Adders 208 and 210 add in the real time correction factors which are the basis of the present invention.

PWM modulator 104 converts the multilevel signal out of delta sigma modulator 102 to a two level format by varying the duty cycle of the output waveform. This process is well known in the art. For example it is described in detail in works by Craven and by Risbo. See, for example, "Toward the 24-bit DAC: Novel Noise-Shaping Topologies Incorporating Correction for the Nonlinearity in a PWM OutPut Stage" by Peter Craven, J. Audio Eng. Soc, Vol. 41 , No., 5, May 1993. See also U.S. Patent Numbers 5,548,286 and 5,784,017 by Craven. See also WO 97/37433 by L. Risbo et al. In some cases it is desirable to use more than two states of output. For example, four switches and three states can also be employed by driving both sides of the load (in what is known as bridged operation).

Drivers 106 drive low pass filter 110 and thence load 112 (speakers or other high powered load). An example of drivers 106 is shown in Figure 1. When realized as an actual circuit, the elements of drivers 106, filter 1 10, and load 112, will all include non-ideal characteristics. For example, the switches of drivers 106 will not operate instantly. The impedance of the power supplies will also be non-zero.

The feedback correction in delta sigma modulator 102, applied by correction block 206, is digital, and the values applied are determined in advance. The prior art references cited above show different ways to correct PWM systems with a priori information. All show different ways to combine noise shaping and pulse width modulation. All assume that the output waveform is exactly known at the time of selection of the output pattern. The feedback correction applied by correction block 206 will be referred to as A Priori Feedback (APF).

Reference switches 218 will operate off of the same logic signal as the output switches of drivers 106, but at a much lower power level. In typical operation, the power stage would operate at tens of volts and several amps, while the reference switch operates at 1 -2 volts, and microamps to milliamps. When running at these low power levels, it becomes possible for the reference switches to generate a signal that has virtually no distortion. This signal is assumed to be ideally matched to that assumed in the calculation of the APF.

Attenuator 220 reduces the output signal level 217 to match that of the reference level 215. If attenuated signal 217 matched reference signal 215, it could be assumed that there was no output distortion. If there is a difference, that difference is an indication of the error, caused by drivers 106, which in turn causes noise and distortion. Signal 216 is that difference, or error signal. Error signal 216 is digitized by analog to digital converter (ADC) 214. The digital output of ADC 214 is fed into real time correction block 212, and the resulting correction terms are added to the feedback signals in delta sigma modulator 102 by adders 208 and 210. This feedback will be referred to as Real Time Feedback (RTF).

The combination of the two types of feedback allows the construction of digital power amplifiers with better performance than either one alone allows. The key to good performance is to have most of the correction occur with the APF, and use the RTF to fine tune the final result.

Figure 2b is a time line showing the error in the output of the driver switches of Figure 2a. Error signal 216 varies from the zero level notably at switch transition times. The error that occurs at every transition is different and unpredictable, so real time feedback is required.

Figure 3a is a block diagram of a specialized analog to digital converter (ADC) 214 which is fast and accurate enough to be used in the apparatus of Figure 2a. The design constraints on ADC 214 are severe. If the conversion rate is the modulator rate (f_m), an antialiasing filter is needed. A low pass filter for use as the antialiasing filter would add phase shift and delay, which would make closing the feedback loop impractical. If the conversion rate is f_h,

(or somewhere near f_h) the speed of the conversion is very high, and the required accuracy is also very high. This would make the device unpractical.

In order not to add delay, which would be necessary if a legitimate band limited representation for the signal is desired, the moments of the error signal are converted, and one (or more) moments are fed back. It has been determined that two or three moments are appropriate for class D audio amplification. More moments allow for greater cancellation of the distortion and noise components. Note that the term "moment," as used herein, is equivalent to integral.

The ADC in Figure 3a is particularly well suited for its described use in the high power DAC of Figure 2a, but the architecture is also appropriate for use as an ADC filter in other applications. The structure has the advantages of a MASH converter, in that the quantization noise falls off very rapidly with loop order. It avoids the problems that make a continuous time MASH system difficult to construct by solving the sensitivity to component variations.

By means of example, a second order system is shown in Figure 3a, but the same technique can be extended to a higher order circuit. Integrator 302 is a conventional, continuous time integrator, built out of input resistors, an integration capacitor, and an operational amplifier. It will be assumed, for sake of example, that R^*C=1/f_m.

In real applications the scaling may vary to best suit the voltages and dynamic ranges available. Integrator 304, and any further integrators (for order greater than two), are similarly designed.

ADCs 306 and 308 are high speed, low resolution A D converters, generally referred to as flash converters. The required resolution is determined by both the desired noise floor of the system, and by the magnitude of the switch error, but will typically be 2-4 bits.

The function of feedback logic block 314 is shown in Figure 3b, and can be described as follows. The outputs 316, 318 are chosen such that the starting values of all integrators will be reset to 0 at the end of one f_m cycle (assuming that quantizers 306 and 308 added no noise), assuming that the input is 0.

There are many sets of feedback signals that meet this goal. Two will be described here. A simple technique that leaves the signal constant over the time interval is described first, and then a more advanced technique that applies feedback only with signal 318.

For the first case, set FB1 318 equal to -Q1 (signal 312). Assume that the starting case is [1 0], meaning that the first integrator 302 starts at a voltage of 1 , and the second 304 starts at a voltage of 0. At the end of the cycle, the value of the first integrator is 0. This value has been achieved via a linear ramp down over the time tick. The side effect of this ramp is that the second integrator will ramp up to .5. That ramp will have the shape of a segment of a parabola. To compensate for this side effect, if FB2 316 is set to -.5 times Q1 , the second integrator will return to zero. After one clock tick, [1 0] will transition to [0 0]. The state [0 1] also needs to be reset, which is simply accomplished by adding the -Q2 value (from signal 306) to the feedback for the second stage.

The following equation "rules" will effect the above principals:

FB1 =-Q1

FB2= - Q2 - .5^*Q1

A possible implementation is shown in figure 3b, with the summing done in the digital domain. It is also possible to do the summing after the digital to analog converters (DACs), in the analog domain.

This can easily be extended to higher orders. For the first order case, this design is the same as a continuous time, first order delta sigma modulator. For higher order cases, the design is related to a MASH type of modulator, but with the feedback interactions canceled out. It is desirable to implement such systems in integrated circuits, with on-chip resistors and capacitors. A characteristic of these processes is that the absolute values of the resistor and capacitor are not well controlled. A 50% range in the values is not uncommon. It is necessary to compensate for this variation. Component match (relative accuracy) is very good. FB1 318 is therefore very well matched to the input, and even with an inaccurate trimming in the gain of integrator 302, the feedback will produce an accurate output representation, any residual error being noise shaped. The same does not apply to FB2 316, which is accurate relative to the output of integrator 302, but not necessarily accurate relative to the system input. In the second implementation of feedback block 314, that inaccuracy is compensated.

In order to make the system less sensitive to integrator gain, which is hard to control, all of the feedback can be applied to just the first integrator 302. FB1 318 carries all of the information, and FB2 316 is left at 0, or in effect, disconnected. In order to make this possible, FB1 must vary over the clock cycle. Assume that during the first half of the cycle, FB1 318 is 1 , and 0 during the second half. The first integrator will ramp linearly to .5 at the midpoint, and stay there. The second integral is the integral (area) of that signal, or 3/8. If instead the signal is 0 for the first half, and 1 for the second half, the first integrator will finish the cycle at .5, and the second integrator will finish at 1/8. This defines a controllable system. If the initial state is [1 0], and -3 is applied for the first half cycle, and +1 applied for the second half cycle, the first integrator will ramp from 1 to -.5 at the mid point, and then back to 0 at the end. The integral of this curve is 0, so the second integrator will remain at 0. This waveforms for the integrators in this case is shown in Figure 4.

If the initial state is [0 1], the application of -4 for the first half, and +4 for the second half will likewise reset the system. See figure 5 for wave shapes. In summary, the desired reset can be obtained by using only FB1 , and the following values:

FB1 = -3 ^* Q1 -4 ^* Q2 for the first half of the cycle, and

FB1 = Q1 + 4 * Q2 for the second half of the cycle.

In a similar fashion, by dividing the cycle time into smaller divisions, higher order systems can be reset. A third order system requires at least 3 time slots, a 4^th order system at least 4, and so on. This approach can be extended further into a large number of time slots, with as few as 2-3 levels per time slot, and the wave shape for the feedback becoming similar to PWM.

Figures 6a and 6b are plots showing two possible feedback patterns in Figure 3a. Both of these patterns effect the same change to the first integrator, but the first pattern (a), with the energy occurring early in the f_m time slot, has a much greater effect on the second integrator than the feedback pattern of (b). Again, this can be extended to produce feedback for an arbitrary order of integration.

Figure 7 is a block diagram showing one implementation of apparatus for controlling the integrator gains in Figure 3a . The gain of integrators 302, 304 is no longer critical, but still must be set to a value such that the loop gain is near unity, or noise performance will suffer. Switches sets 702, 704 are used to select a value of capacitance that most closely gives the desired RC time constant. Depending on the inherent accuracy of the semiconductor process used, and the desired noise performance, typically 2-5 binary weighted trim capacitors would be appropriate. The trimming may also be done with varying the resistors, or by adjusting the gain of the flash ADC in the feedback loop.

Figure 8 is a flow diagram showing a method of measuring the gain of the integrators of Figure 3a at start up. The gain of the integrators may be measured at each start up of the system, as illustrated in figure 8. At start up, step 802 applies a known pattern into feedback 318 Step 804 measures the change in value at one or both of flash ADCs 306, 308. By observing the changes in the state variables (the integrators), the gain is determined. In step

806, the gain is adjusted. This operation may be iterated until the gain is set as accurately as required. It is also possible to update the gain value continuously by watching the correlation of adjacent feedback terms.

Figure 9 is a block diagram showing an embodiment of the delta sigma converter of Figure 2a, wherein both a priori feedback and real time feedback according to the present invention are implemented. The values digitized by ADC 214 must now be applied to the appropriate stages of the loop digital filter, via adders 208, 210. It is preferable to apply these real time corrections in exactly the same manner as correction block 206 would have, if the error had been known a priori.

Typically, loop filter 202 is a series-connected chain of digital integrators. The first digital integrator (in the loop filter) would receive as feedback, the error seen by the first stage of the real time feedback ADC (RTF1 , signal 312 in Figure 3a). The second stage digital integrator would receive a combination of the second and first stage values (RTF1 and RTF2, signals 310 and 312). The further stages (if any, and if further correction is desired) would each receive a different combination of RTF1 and RTF2, signals 310 and 312. In other words, if the feedback is third order or higher, digital integrators 3 and beyond could have some feedback from all of the RTF paths. In practical implementations, it has been found that the correction terms can be ignored past the first 3 or 4 integrators, with little loss of performance.

An example is shown in figure 9. The structure is similar to that described in Pat. App. No. 09/510,034, by the present inventor, with added real time feedback terms RTF1 (from the first continuous time integrator 302) and RTF2 (from the second continuous time integrator 304). Gain multiplication 901 , 902, 903 and 904 apply RTF1 to the four stages of the integrator (integrators 912, 916, 920, and 924, via adders 910, 914, 918, and 922). Gains 905, 906 and 907 apply RTF2 to all stages past the first (integrators 916, 920, and 924, via adders 914, 918, and 922). Is has been found that gains 904 and 907 can often be assumed to be 0 with no significant loss in performance.

The exact values of gain to be applied to the RTF terms are determined by a technique similar to that used to find the APF terms, as described in Pat. App. No. 09/510,034, by the present inventor. The state transition matrix is defined, and the roots are found. A unit error is applied in all time slots, and a curve is fit using polynomial of order matching the real time feedback system. In other words, if there are two real time feedback terms, aO + a1 *t is fit. The outputs of the two ADC stages correspond to a feedback of area and first moment, or "1 " and "t". These terms then are the gains 901 -907 in figure 9.

Figure 10 shows an example of a method for computing the real time feedback gains 901 -907 in the apparatus of Figure 9. This method is identical to the method for computing a prior correction factors described in U.S. Pat. App. Ser. No. 09/510,034, by the present inventor, incorporated herein by reference. Briefly, the method includes the steps of determining a system equivalent to the modulator, the system operating at a higher clock rate, the higher clock rate being a multiple of the operating clock rate, wherein the output of the system is substantially linear at the higher clock rate, modeling the response to system operation at the higher clock rate, modelling the correction to be applied to each integrator feedback path at the higher clock rate to correct the modelled distortion, computing the correction to be applied within the modulator at the operating clock rate such that the modulator operating at the operating clock rate substantially matches the operation of the system operating at the higher clock rate in response to the same outputs, and implementing the computed correction by applying at least two mutually nonlinear correction functions to the feedback from the quantizer, and adding the respective results to at least two state variables.

The step of computing the correction functions includes the steps of determining the roots of the state transition matrix and computing the mutually nonlinear functions based on the roots.

Those skilled in the art will appreciate that moments can be generated in a number of ways. A second moment can be generated using two continuous time integrators. Or, a second moment can be generated with a single second order continuous time integrator at a high clock rate, combined with two digital integrators. Various other blends of analog and digital circuitry may also be used.

Figure 11 a is block diagram showing a first embodiment of apparatus for measuring and correcting for delays in the real time feedback process of Figure 2. The output power switches in a switching amplifier have significant time delay. The delay is largely due to the charge which must be added to or removed from the gates (if FET) of the power devices. These delays are not exactly reproducible from unit to unit, and depend largely on component variations. The reference signal (from 218) will typically have very little delay. The difference in delay will cause a large error signal, and a large part of that error signal is not truly error, only an effect of the delay. It is desirable to match the delay of the reference signal to the actual switches. Figure 11 shows a technique to measure and then correct for the delays. Signal 1110 is the signal to drive power switches 106, and signal 1120 is the resulting switching waveform. Figure 11 b shows possible relative waveforms of 1110 and 1120. The rising and falling delays are labeled d1 and d2 respectively. In typical power stages, these delays are 20-200 ns. In general, the rise and fall delays differ. This delay increases the noise and distortion of the amplifier, as well as increasing the level of the signal in the real time feedback loop. The delay can be compensated for by (1 ) measuring the delay, (2) adding a matching delay 1103 to the reference signal, such that the signal 1130 is similar in delay to 1120, and (3) updating the APF correction terms to include the effects of the delay. In Figure 11 a, adjustable delay 1103 is adjusted by signal 1112. Delay 1103 may be implemented in digital or analog logic, and preferably has separate control for rise and fall delay. The analog real time feedback loop can be used to measure the delay. If the area under the curve (integrator 302) is consistently off, then the difference between the rising and falling delay is in need of adjustment (this is caused by an area mismatch).

If the area is proper, but the overall delay is wrong, a consistent error will appear in the second real time feedback term. The delay control 1112 can be adjusted to minimize the mismatch between 1120 and 1130.

Figure 12 is block diagram showing a second embodiment of apparatus for measuring and correcting for delays in the real time feedback process of Figure 2. Instead of compensating for the delay, it is also possible to add additional delay to bring all delays to a constant value. This approach is shown in figure 12. ADC 214 is again used to measure the actual system delay. The reference signal is delayed by a fixed, standard amount by fixed delay element 1203.

The delay is chosen to be larger than the delay seen in the power switches. All of the feedback values in the digital feedback system are calculated assuming that delay amount. The variable delay, 1201 , is adjusted via control signal 1202 such that the total delay to the output of the switches is identical to the reference delay.

This match is found when the output of the real time feedback ADC is minimal. At this adjustment, the delay from 1200 through the variable delay and the power switches to 1220 is matched with the fixed delay set by 1203. Variable delay 1201 may be the same for all pulse widths, or may change dependant on the desired width.

This option is useful in high power system where the pulse fly-back due to the inductor current changes dramatically with output level.

It will be appreciated by one versed in the art that there are many possible variations on this design, but all are typified by real time adjustment of the delta sigma modulator similar to that described above.

What is claimed is:

Claims

1. A digital PWM amplifier of the type having a multilevel delta sigma modulator of at least second order, having at least two state variables feeding a quantizer which provides feedback to the state variables and an output signal driving a PWM, the PWM feeding Class D output stage drivers, wherein the improvement comprises: means for comparing the output of the PWM with the output of the drivers, and generating an analog error signal based upon the comparison; an analog to digital converter (ADC) for converting the analog o error signal into a digital error signal; and real time correction means for correcting the feedback of the delta sigma modulator on an ongoing basis based upon the digital error signal.

2. The apparatus of claim 1 , wherein the ADC generates a first and a second digital error signal corresponding to a first and a second integral of the analog error signal, and wherein feedbacks to different state variables of the delta sigma modulator are corrected

5 differently according to the first and second digital error signals.

3. The apparatus of claim 2, further including a priori correction means for applying different correction factors based upon predictable errors to the state variables.

4. The apparatus of claim 2, wherein the ADC comprises: at least two integrators in series; feedback logic for generating feedback signals based upon the digital error signals; the first integrator fed by the analog error signal and a first feedback signal from the feedback logic; the second integrator fed by the output of the first integrator and a second feedback signal from the feedback logic; and two flash ADCs each having an output of one the integrators as o its analog input and providing one of the digital error signals as its digital output.

5. The apparatus of claim 4, wherein the feedback logic comprises: means for generating a first feedback signal based on the negative of the first digital error signal; and 5 means for generating a second feedback signal based on the negative of the second digital error signal combined with a fraction of the negative of the first digital error signal.

6. The apparatus of claim 4, further including means for measuring a gain of each of the integrators.

7. The apparatus of claim 6, further including means for adjusting a gain of each of the integrators.

8. The apparatus of claim 2, further including means for measuring and compensating for a relative delay between the output of the PWM and the output of the drivers.

9. The apparatus of claim 8, wherein the measuring and compensating means comprises adjustable delay means connected between the PWM and the comparing means.

10. The apparatus of claim 8, wherein the measuring and compensating means comprises fixed delay means connected between the PWM and the comparing means and adjustable delay means connected between the PWM and the drivers.

11 . An analog to digital converter for generating two digital output signals based upon first and second integrals of an analog input signal and comprising: two integrators in series; feedback logic for generating feedback signals based upon the digital output signals; the first integrator fed by the analog input signal and a first feedback signal from the feedback logic; the second integrator fed by the output of the first integrator o and a second feedback signal from the feedback logic; and two flash ADCs each having an input connected to the output of one the integrators and providing one of the digital output signals as an output.

12. The apparatus of claim 11 , wherein the feedback logic comprises: means for generating a first feedback signal based on the negative of the first digital error signal; and 5 means for generating a second feedback signal based on the negative of the second digital output signal combined with a fraction of the negative of the first digital output signal.

13. The apparatus of claim 11 , further including means for measuring a gain of each of the integrators.

14. The apparatus of claim 13, further including means for adjusting a gain of each of the integrators.

15. An analog to digital converter for generating digital output signals based upon integrals of an analog input signal and comprising: at least two integrators connected in series; at least two flash ADCs having their inputs based on outputs of the integrators and providing the digital output signals as their outputs; and feedback logic for generating feedback signals based upon the digital output signals of the ADC; o wherein the first integrator in the series is fed by the analog input and a feedback signal; and wherein each succeeding integrator is fed by its preceding integrator and a feedback signal.

16. A method for improving the performance of a digital PWM amplifier of the type having a multilevel delta sigma modulator of at least second order, having at least two state variables feeding a quantizer which provides feedback to the state variables and an output signal driving a PWM, the PWM feeding Class D output stage drivers, wherein the method comprises the steps of: comparing the output of the PWM with the output of the drivers, and generating an analog error signal based upon the comparison; o converting the analog error signal into a digital error signal; and correcting the feedback of the delta sigma modulator on an ongoing basis based upon the digital error signal.

17. The method of claim 16, further including the steps of: generating a first and a second digital error signal corresponding to a first and a second integral of the analog error signal, and 5 correcting feedbacks to different state variables of the delta sigma modulator differently according to the first and second digital error signals.

18. The method of claim 17, further including a method for deriving correction functions for application by the correcting feedbacks step comprising the steps of: determining a system equivalent to the delta sigma modulator, 5 the equivalent system operating at a higher clock rate, the higher clock rate being a multiple of the operating c\ock rate, wherein the output of the system is substantially linear at the higher clock rate; modeling the response to system operation at the higher clock rate; modelling the correction to be applied to each integrator feedback path at the higher clock rate to correct modelled distortion; computing the correction functions to be applied within the modulator at the operating clock rate such that the modulator operating at the operating clock rate substantially matches the operation of the system operating at the higher clock rate in response to the same outputs.

19. The method of claim 18, wherein the step of computing the correction includes the steps of determining the roots of the state transition matrix and computing the correction functions based on the roots.

20. The method of claim 17, further including a priori correction step of applying different correction factors to feedbacks to different state variables based upon predictable errors to the state variables.

21 . The apparatus of claim 17, wherein the step of converting the analog error signal into digital error signals comprises:

(a) generating feedback signals based upon the digital error signals;

(b) finding the integral of the analog error signal and a first feedback signal;

(c) finding the integral of the integral generated in step (b) and a second feedback signal; and

(d) converting the integrals into digital error signals.

22. The method of claim 21 , wherein the feedback generating step comprises: generating a first feedback signal based on the negative of the first digital error signal; and generating a second feedback signal based on the negative of the second digital error signal combined with a fraction of the negative of the first digital error signal.

23. The method of claim 21 , further including the step of measuring a gain of each of the integral generating steps.

24. The method of claim 23, further including the step of adjusting a gain of each of the integral generating steps.

25. The method of claim 16, further including the steps of measuring and compensating for a relative delay between the output of the PWM and the output of the drivers.