WO2002001234A2 - System for calibrating timing of an integrated circuit wafer tester - Google Patents
System for calibrating timing of an integrated circuit wafer tester Download PDFInfo
- Publication number
- WO2002001234A2 WO2002001234A2 PCT/US2001/010025 US0110025W WO0201234A2 WO 2002001234 A2 WO2002001234 A2 WO 2002001234A2 US 0110025 W US0110025 W US 0110025W WO 0201234 A2 WO0201234 A2 WO 0201234A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- tester
- channel
- signal
- delay
- channels
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318385—Random or pseudo-random test pattern
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
- G01R31/3191—Calibration
Definitions
- the present invention relates in general to integrated circuit (IC) wafer testers and in particular to a system for calibrating signal timing of IC wafer tester channels to compensate for variation in signal paths between the tester and test probe points on a calibration wafer.
- IC integrated circuit
- Integrated circuits are usually fabricated in the form of die on a semiconductor wafer, and the die may thereafter be separated from one another and packaged. To avoid the cost of packaging defective ICs it is advantageous to test the ICs while they are still wafer form.
- An integrated circuit tester tests an IC by sending a sequence of test signals to its input terminals and monitoring the output signals produced by the IC to determine whether they behave as expected.
- a typical integrated circuit tester includes a "test head" containing circuit boards implementing a set of tester channels. Each tester channel is capable of supplying a test signal input to an IC input/output (I/O) terminal or of monitoring an IC output signal produced at that I/O terminal.
- a tester also includes an interconnect system to link each tester channel to an appropriate I/O terminal of a die on the wafer under test.
- an interconnect system may include a "probe card" having an upper surface including contact points for receiving tips of pogo pins extending downward from the test head for conveying signals between the channels in the test head and the probe card.
- a set of probes on an undersurface of the probe card are arranged to contact pads or other types of contact points on the surface of the IC die that act as the ICs I/O terminals.
- the probe card also includes vias and other conductors for interconnecting the probes and the pogo pin contacts.
- the tester Since the product of the number of I/O terminals on a die and the number of die on a wafer usually exceeds the number of available channels on a tester, the tester usually tests part of the wafer per probe touchdown, sometimes only one die.
- a "prober" that holds the wafer while being tested positions the particular set of die to be tested under the probes and brings the wafer into contact with the probe tips during testing. After each test is completed the prober repositions (steps) the wafer so that the probes access a next set of die to be tested.
- a tester To properly test an IC, a tester must coordinate the timing of the activities of its channels.
- a first tester channel changes the state of an IC input signal at some IC input terminal
- a second tester channel to observe a particular state change in an IC output signal appearing at some IC output terminals a specific time thereafter.
- the tester must closely coordinate the time at which the first tester channel changes the input signal state with the time at which the second tester channel samples the IC output signal to determine its state.
- An IC tester coordinates the timing of test events by supplying a periodic master clock signal concurrently to all of its channels.
- the channels time their activities with reference to the timing of edges of that master clock signal.
- merely supplying the same master clock signal to all channels is not sufficient to ensure that they will precisely coordinate timing of events.
- the master clock signal must travel from its source to each channel by a separate signal path, and differences in the lengths or electrical characteristics of each clock signal path can cause the clock signal edges to arrive at the channels at different times. Differences in timing can also arise from differences between channels. While tester channels may be made of integrated circuits of identical design, due to process variations no two ICs are exactly alike and one IC may process signals slightly faster than another.
- the channels reside in separate locations within the test head, they may operate in differing temperature environments or may be subject to differing levels of stray capacitance or other environmental factors that influence the speed with which signals pass through internal circuits and conductors within each channel. Variations in the lengths or impedance characteristics of signal paths through the interconnect system linking the tester channels to the wafer also cause timing variations between the channels.
- a tester channel typically includes a timing signal generator for producing a set of timing signals that are of varying phase relative to the master clock signal.
- the timing signals control the timing of various test events such as the state changes in the test signal sent to the DUT or the sampling of DUT output signals.
- Some testers provide a mechanism for separately retarding or advancing the phase of the timing signals of each channel relative to the master clock signal to compensate for timing differences between channels.
- Other testers employ other mechanisms for separately adjusting each channel's timing relative to the master clock signal.
- timing calibration systems it is necessary to separately measure the timing of each channel to determine whether to retard or advance the timing of the channel's activities relative to the master clock signal.
- the timing of state changes in a test signal produced at each channel I/O terminal e.g. pogo pin
- the relative phase of the timing signals produced by each channel can then be iteratively adjusted so that the state change in its output test signal occurs on an edge of the master clock signal. This ensures that all channels have the same relative timing with respect to events at the tips of the pogo pins .
- the measurement of event timing at the pogo pin tips rather than at the probe tips that contact the device under test does not account for differences in the signal paths provided by the interconnect system linking the channel I/O terminals to wafer test points, the measurement is carried out at the pogo pins, rather than at the probe tips for several reasons.
- the relatively small timing skew caused by interconnect system signal path differences can often be ignored.
- frequency response of an interconnect system signal path may not be what a test engineer expects it to be. Frequency response can vary, for example, due to errors in fabrication, distortion or contamination of probes or other system components, or environmental influences. hen the frequency response of an interconnect path is not what it should be, states of high frequency logic signals can be misinterpreted by the tester or by the IC under test, and otherwise healthy ICs can fail tests.
- the present invention relates to an integrated circuit tester for testing an integrated circuit (IC) while still in the form of a die on a semiconductor wafer.
- the tester includes a set of tester channels that are linked by paths through an interconnect system to input/output terminals (pads) of the IC.
- Each channel includes a driver circuit for selectively sending a test signal to the pad via the interconnect path.
- the drive circuit can change the state of the test signal following each edge of a clock signal with a delay that includes the sum of a "programmable drive” delay and an adjustable "drive calibration” delay.
- Each channel also includes a compare circuit that can receive any IC output signal produced at IC pad and determine the output signal's state with a delay following each clock signal edge that includes the sum of a "programmable compare” delay and an adjustable “compare calibration” delay.
- the invention relates in particular to a method and apparatus for adjusting the drive and compare calibration delays of the tester channels so that their activities can be closely coordinated when the IC is being tested.
- the interconnect system is adapted to provide an additional path linking a spare tester channel to a point on the IC other than a pad.
- the interconnect system sequentially connects the tester channels and spare channel to a set of connector areas on a calibration wafer.
- Each interconnect area includes a pair of terminals connected by a conductive path for linking an interconnect path leading to one of the tester channels to be calibrated to an interconnect path leading to the spare tester channel.
- Each connector area therefore allows a separate tester channel to send a test signal to the spare tester channel or to receive a test signal from the spare tester channel.
- each tester channel to be calibrated is programmed to produce an edge in its output test signal following selected clock signal edges with the same programmable drive delay.
- Each tester channel is then linked to the spare channel via one of the interconnect areas on the calibration wafer so that its output test signal edge is sent to the spare tester channel.
- the spare tester channel is programmed to repeatedly sample a test signal with a fixed delay after each of the selected CLOCK signal pulses.
- the drive calibration delay of each tester channel is iteratively adjusted until the spare channel samples the test signal as close as possible to its edge
- pairs of tester channels are linked through additional interconnect areas on the calibration wafer when accessed via the interconnect system.
- One tester channel of each pair is then sends a test signal edge to the other tester channel of the pair with a known programmable delay.
- the other tester channel of the pair is programmed to sample the test signal with the same known programmable delay.
- the compare calibration delay of the other tester channel is then iteratively adjusted until it samples the test signal as close as possible to the test signal edge.
- the roles of the two channels of each pair are then reversed and the processes is repeated to adjust the compare calibration delay of the other tester channel .
- the above-described system calibrates the drive and compare timing of the tester channels not with respect to events occurring at their I/O terminals, but with respect to events occurring at the tips of the probes that contact the IC pads during a test.
- the calibration system of the present invention calibrates timing to account for differences not just in the tester channels but also in the signal paths linking those tester channels to the ICs being tested. This permits testing of high frequency ICs where it is necessary to provide very precise control over timing of events at the IC terminals. It is accordingly an object of the invention to provide a system for adjusting the drive and compare calibration delays of IC tester channels so that their test activates may be closely coordinated.
- FIG. 1 is a simplified sectional elevation view of a typical prior art integrated circuit (IC) tester for testing ICs in the form of die on a semiconductor wafer;
- IC integrated circuit
- FIG. 2 is a simplified plan view of a prior art semiconductor wafer
- FIG. 3 is a block diagram illustrating the tester of FIG. 1;
- FIG. 4 illustrates one of the tester channels of the tester of FIG. 3 in simplified block diagram form;
- FIG. 5 is a simplified plan view of an IC of the semiconductor wafer of FIG. 4;
- FIGs. 6-13 are simplified plan views of a set of interconnect areas of a semiconductor calibration wafer in accordance with the invention for use in calibrating timing of tester channels of an IC tester that is to test the IC of FIG. 5;
- FIG. 14 is a block diagram illustrating a interconnect area in accordance with the invention for interconnecting two tester channels;
- FIGs. 15-17 illustrate timing relationships between various signals within the tester channels of FIG. 14 during a timing calibration process in accordance with the invention;
- FIG 18 is a simplified plan view of another interconnect area of a semiconductor calibration wafer in accordance with the invention for use in calibrating timing of the tester channels of the IC tester of FIG. 3;
- FIGs. 19-21 illustrate timing relationships between various signals within the tester channel of FIG. 3 during a timing calibration process in accordance with the invention
- FIG. 22 is a simplified plan view of an IC to be tested
- FIG. 23-29 are simplified plan views of a set of interconnect areas of a semiconductor calibration wafer in accordance with the invention for use in calibrating timing of tester channels of an IC tester that is to test the IC of FIG. 22;
- FIG. 30 is a simplified block diagram of an integrated circuit tester lined to a measurement unit in accordance with the invention
- FIG. 31 is a simplified sectional elevation view of the integrated circuit tester and measurement unit of FIG. 30;
- FIG. 32 illustrates a in block diagram form a prior art tester channel connected to an IC pad via a conventional fly- by interconnect system.
- FIG. 1 is a simplified sectional elevation view of a typical prior art integrated circuit (IC) tester 10 for testing an IC device 12 implemented as one of many die on a semiconductor wafer 14.
- FIG. 2 is a simplified plan view of wafer 14 implementing a large number of ICs 12.
- Tester 10 includes a chassis called a "test head" 16 containing circuit boards implementing a set of tester channels. Each tester channel is capable of supplying a test signal input to an input/output (I/O) terminal of IC 12 and/or of monitoring an IC output signal produced at that I/O terminal to determine its state.
- Tester 10 also includes an interconnect system 18 for linking each tester channel within test head 16 to an appropriate I/O terminal on the surface of an IC 12 being tested.
- interconnect system 18 includes a probe card 20 having an upper surface including contact points for receiving tips of pogo pins 22 (or other interconnect structures such as coaxial cables) extending downward from test head 16 for conveying signals between the channels within the test head and probe card 20.
- a set of probes 24 (such as, for example, microspring contacts) on the lower side of probe card 20 are arranged to access pads on the surface of IC 12 that act as the ICs I/O, power and ground terminals.
- Conductors (not shown) within probe card 20 link each pogo pin 22 to one or more probes 24 to complete the signal paths between the tester channels and I/O terminals of IC 12.
- probe card 20 In some cases various passive components such as resistors and capacitors may be mounted on probe card 20 to influence the frequency response of those signal paths. Since wafer 14 implements a large number of ICs 12, and since each IC can have many I/O terminals, tester 10 does not have enough channels to test all ICs 12 on wafer 14 at the same time. Since tester 10 may tests only one IC 12 or just a few ICs 12 concurrently, a "prober" 25 holding wafer 14 positions the particular IC (or ICs) 12 to be tested under probes 24 and brings them into contact with the probes. After each test is completed prober 25 repositions ("steps") wafer 14 so that the probes access the next IC (or ICs) to be tested. FIG.
- Test head 16 includes a set of tester channels 26 interconnected via a bus 28 to a host computer 30. Before a test, host computer 30 programs each channel 26 to carry out a sequence of test activities in response to edges of a periodic CLOCK signal produced by a clock generator 32 and distributed to all tester channels 26.
- Interconnect system 18 links channel I/O terminals 34 of tester channel 26 to test points 36 on IC 12.
- FIG. 4 illustrates one of tester channels 26 of FIG. 3 in simplified block diagram form.
- Tester channel 26 includes a tristate buffer 40 for transmitting a test signal to an IC terminal 36.
- An analog comparator circuit 42 compares an IC output signal produced at IC terminal 36 to a reference voltage (REF) and produces a digital output signal STATE indicating the state of the IC output signal.
- a digital comparator 43 compares the actual state of the IC output signal (STATE) to data representing its expected state (EXPECT) to produce a FAIL signal indicating whether the IC output signal is of its expected state.
- a data acquisition system 44 delivers the FAIL data for each test cycle to host computer 30.
- Each edge of the CLOCK signal marks the start of a test cycle in which channel 26 is to carry out one or more activities defined by programming data supplied by host computer 30 of FIG. 3 before the start of a test.
- a control and timing circuit 46 may respond to each edge of the CLOCK signal by enabling or tristating buffer 40 via a signal Z, by driving the buffer's input signal (DRIVE) high or low, and/or by supplying EXPECT data to comparator 43 and signaling acquisition system 44 via a COMPARE signal to acquire the FAIL data.
- Host computer 30 supplies calibration data to each channel 26 via bus 28 (FIG. 3) to calibrate the timing of the DRIVE, Z and COMPARE signals produced by control and timing circuit 46.
- bus 28 (FIG. 3) to calibrate the timing of the DRIVE, Z and COMPARE signals produced by control and timing circuit 46.
- Host computer 30 therefore supplies calibration data to the control and timing circuit 46 of each tester channel 26 (FIG. 4) for adjusting the timing of test events carried out by the channel relative to the CLOCK signal to account for such variations so that all channels can closely coordinate test signal state changes and output signal sampling.
- the total drive delay D DT between a CLOCK signal edge and appearance of a test signal edge at IC terminal 36 is equal to the sum of the following delays:
- D DC A drive calibration delay controlled by the calibration data
- D PD A programmable drive delay set for each test cycle by program data from the host computer
- D CP An inherent path delay between the tester channel and the IC terminal .
- Host computer 30 uses calibration data supplied to control and timing circuit 46 to adjust D DC for all tester channels so that, for example, when the programmable delay D PD is 0, the total delay D ⁇ is a constant K for all channels Hence,
- D CI is an inherent compare delay of the control and timing circuit
- D cc is a drive calibration delay controlled by the calibration data input to control and timing circuit 46
- D PD is a programmable compare delay set for each test cycle by program data from the host computer
- D c is an inherent delay of the tristate driver
- D CP is the inherent compare path delay between the tester channel and IC terminal .
- control and timing circuit 46 When the program data tells control and timing circuit 46 that the IC output signal is to be sampled with a delay T following a CLOCK signal edge, control and timing circuit 46 should actually assert the COMPARE signal, not with a delay of T following the CLOCK signal, but at the precise moment at which the FAIL data represents the state of an IC output signal as it appeared at IC terminal 36 T + K seconds after the CLOCK signal, the calibrated drive delay. This ensures that a drive delay of T and a compare delay of T have the same meaning with respect to events at IC terminals 36.
- Prior art timing calibration systems typically set all tester channels 26 for the same programmable drive delay following CLOCK signal edges and then employ an oscilloscope or other interval measurement device such as a wave crest box to measure the timing skew between test signals from channels 26 appearing at the tips of the pogo pins 22 (FIG. 1) .
- Such systems iteratively adjust the calibration data input to control and timing circuit 46 (FIG. 4) so that there minimal measurable timing skew difference between test signal outputs of the various channels at the pogo pin tips when the channels are programmed for the same nominal delay.
- the Z signal delay is calibrated in a similar manner.
- the COMPARE signal timing for each channel 26 is typically calibrated after the DRIVE signal timing is calibrated.
- One way to do that is to program a channel to set a DRIVE signal edge to an open or short circuited probe tip at some known time after each CLOCK signal pulse. The edge is then reflected back to compare circuit 42. The REF voltage and EXPECT data set to cause the FAIL signal to change state in response to each reflected DRIVE signal edge.
- the calibration data input to control and timing circuit 46 of each channel 26 is then iteratively adjusted until acquisition system 44 samples the FAIL signal just as it changes state. The calibration process is carried out at the tips of pogo pins 22 (FIG.
- the present invention provides a method for calibrating the drive and compare timing of channels 26 of tester 10 (FIG.
- FIG. 5 is a simplified plan view of an IC 12 of a wafer 14 to be tested.
- IC 12 includes a set of eight pads 36(1) -36 (8) on its surface that are to be accessed by probes 24 of FIG. 4.
- FIGs. 6-13 illustrate a set of eight interconnect areas 41-48 that may be implemented on a calibration wafer for use when calibrating timing of the eight tester channels 26 needed test IC 12 of FIG. 5.
- Each test area 41-48 occupies an area of the calibration wafer having the same size and shape as an area occupied by IC 12 of FIG. 5 and implements a pair of pads 50 and 52 positioned so that prober 25 (FIG. 1) may place them into contact with tips of a pair of probes 24.
- each test area 41-48 includes a first pad 50(1) -50 (8) having the same relative position as a corresponding one of pads 36(1) -36 (8) of IC 12 of FIG.
- Tester 10 of FIG. 1 is provided with an extra probe 24 for contacting pad 52 and signal path through interconnect 18 to connect that probe to a spare channel 26. When IC 12 is in place under probes 24 during a test, the extra probe 24 does not contact any pad 36.
- Each test area 41-48 also includes a conductor 54 interconnecting its two pads. Conductors 54 of all test areas 41-48 are suitably of a uniform length despite any differences in distance between the pads. Referring to FIG. 14, to calibrate the DRIVE signal timing of channel 26(1), prober 25 (FIG. 1) initially places interconnect area 41 under probes 24.
- tester channel 26(1) generates an output test signal, that signal travels to pad 50(1) through conductor 54 to pad 52, and then back to channel 26(9) .
- Host computer 30 (FIG.
- FIGs. 15-17 are timing diagrams illustrating various relationships between the CLOCK signal edge as it arrives at channel 26(9) of FIG. 14, the TEST signal edge as it arrives at pad 50(1), the FAIL signal edge as it arrives at the acquisition system 44 within channel 26(9), and the COMPARE signal edge as it initiates sampling of the FAIL signal.
- COMPARE signal timing The interval between the TEST and FAIL signals edges is also remains fixed because it is a non- adjustable function of the inherent signal path delays between pad 50(1) and channel 26(9).
- host computer 30 iteratively adjusts the interval between the CLOCK signal edge at time Tl and the TEST signal edge at time T2 during the TEST signal calibration process by iteratively adjusting the drive calibration delay D DC of channel 26(1).
- the COMPARE edge at time T4 occurs after the FAIL edge at time T3 as illustrated in FIG. 15, host computer 30 increments the drive calibration delay D DC of tester channel 26(1) to increase the DRIVE signal delay so that both the TEST and FAIL signal edges occur later relative to the COMPARE edge.
- host computer 30 decrements the drive calibration delay D DC of tester channel 26(1) delay so that both the TEST and FAIL signal edges occur earlier relative to the COMPARE signal edge. Host computer 30 iteratively repeats the process until the FAIL edge occurs as closely as possible to time T4 when the COMPARE signal changes state as illustrated in FIG. 17.
- Prober 25 places interconnect area 42 (FIG. 7) under probes 24 to link channel 26(2) to the spare channel 26(9) and repeats the above-described drive calibration process to adjust the drive calibration delay D D0 of channel 26(2) in the same way it adjusted the drive calibration delay of channel 26(1) .
- host computer 30 sets channel 26(2) to the same programmable drive and compare delays T to which it set channel 26(1).
- the CLOCK-to-COMPARE edge interval (the interval between Tl and T4) during the channel 26(2) calibration will be the same as it was for the channel 26(1) calibration process. Therefore at the end of the calibration process for channel 26(2) it will have the same total TEST signal delay T2-T1 whenever they have a similar programmable DRIVE delay D PD .
- Reference area 60 has a set of pads 62 similar in arrangement to pads 36 of IC 12.
- a set of conductors 64 suitably of length similar to conductors 54 of FIGs 6-13, interconnect pairs of pads 62.
- FIGs. 19-21 illustrate timing relationships between the
- CLOCK, TEST, FAIL and COMPARE signals of various tester channels during the compare calibration process With interconnect area 60 in place under the testers probes, host computer 30 programs one channel 26 of each interconnected pair for the same programmable drive delay of T so that it responds to each CLOCK signal edge arriving at a time Tl by sending a test signal edge to a pad 62 at a time T2. This causes the FAIL signal to change state at a time T3 following the CLOCK signal edge.
- the delays T2-T1 and T3-T1 are fixed and do not change during the compare calibration process .
- Host computer 30 also programs the other channel 26 of each interconnected pair so that it has a programmable COMPARE signal delay D CD of T.
- the total delay T4- Tl for the COMPARE signal will be the sum of D DC , and the inherent and calibration delays of control and timing circuit 46.
- host computer 30 decrements the compare calibration delay D cc of the receiving channel 26 to advance the COMPARE signal edge.
- host computer 30 increments the compare calibration delay D cc of the receiving channel 26 to retard the COMPARE signal edge.
- the compare calibration process for the receiving channel 26 ends when the COMPARE signal edge as nearly as possible coincides with the FAIL signal edge at time T3. The compare calibration process is then repeated with roles of transmitting and receiving channels 26 reversed so as to compare calibrate the remaining channels 26.
- the interconnect area patterns of FIGs. 6-13 are designed for a calibration process in which the compare function of only a single spare channel 26(9) is used to calibrate the drive signal timing of all other channels 26(l)-26(8).
- a signal spare channel as a compare reference requires us to provide one interconnect area 41-48 for each channel 26(1) -26 (8) to be calibrated, and also requires all channels 26(1) -26 (8) to be calibrated in sequence.
- the drive calibration process can take a long time and require a large number of interconnect areas .
- FIGs. 22 illustrates an IC having 12 pads 36 that may be tested by channels 26(1) -26 (12) of the tester of FIG. 3. This arrangement would require 12 test areas for drive calibration if only one spare channel were used as a compare reference. However when two spare channels 26(13) and 26(14) are available as compare references, only seven interconnect areas would be needed.
- FIGs. 23-28 illustrate six of the required seven interconnect areas 71-76.
- Reference area 71 includes a first pair of pads 52(1) and 52(2) accessed by the two spare channels 26(13) and 26(14).
- a second pair of pads 50(1) and 50(2) in area 71 are accessed by channels 26(1) and 26(2) that also access a pair of pads 36(1) and 36(2) of IC 12 of FIG. 22.
- Reference areas 72-76 are generally similar to interconnect area 23 except that the second pair of pads in each area 72-76 are positioned to correspond to different pairs of pads 36 of IC 12.
- the drive calibration process for each tester channel is generally similar to that described above except that two channels can be drive calibrated concurrently. However before drive calibrating the channels it is necessary to first adjust the compare calibration of one of the two spare channels 12(13) and 12(14) so that they will have matching compare timing when the tester channels are drive calibrated.
- Test area 71 of FIG. 23 is initially placed under the probes.
- the first spare channel 26(13) accessing pad 50(1) is then compare calibrated using channel 26(1) (FIG. 3) accessing pad 50(1) as a drive reference.
- An additional interconnect area 77 (FIG.
- interconnect area 71 of FIG. 23 links channel 26(1) to the first spare channel via pads 50(1) and 52(1)
- interconnect area 77 links channel 26(1) to a second spare channel via pads 50(1) and 52(2) .
- the second spare channel 26(14) is compare calibrated to match the compare calibration of the first spare channel 26(13).
- the interconnect areas 71-76 are successively placed under the probes and the two spare channels 26(13) and 26(14) are used as compare references to compare calibrate the twelve channels .
- FIG. 30 illustrates an integrated circuit tester 30 that is generally similar to prior art tester 10 of FIG. 3 except that it includes connections for extending the CLOCK signal and bus 28 to an external "measurement unit" 82.
- FIG. 31 is a simplified sectional elevation view of the integrated circuit tester and measurement unit of FIG. 30, including a probe card 20 providing contact to a wafer 14 on a prober 25.
- Measurement unit 82 does not take part in IC tests, so while the probe 83 accessed by measurement unit 82 contacts IC 12 when the IC is under test, the probe does not contact any of the ICs pads 36.
- Measurement unit 82 includes a conventional interval measurement circuit for measuring an interval between an edge of the CLOCK signal produced by clock generator 32 and an edge of a signal arriving via probe 83 and reporting the time interval back to host computer 30. Assuming the IC 12 to be tested has the pad arrangement shown in FIG. 5, the interconnect areas illustrated in FIGs. 6-13 are successively positioned to connect interval measurement unit 82 to each tester channel 26(1) -26 (8). Host computer 30 can therefore use measurement unit 82 to measure the absolute time interval between the CLOCK signal edge and the arrival of test signal edge from each tester channel 26(1) -26 (8).
- host computer 30 can calibrate the drive delays of all channels by iterative adjusting the drive calibration delay of each channel until measurement unit 82 measures the same delay for all channels. More than one measurement unit 82 could be provided so as to reduce the number of interconnect areas and to reduce the time needed to drive calibrate the tester channels. For example when two measurement units 82 are provided, the interconnect area patterns of FIGs. 23-28 could be used to drive calibrate the channels accessing the pads of IC 12 of FIG. 22. The additional pattern of FIG. 29 could be used, if necessary, to allow host computer 30 determine any differences in the interval measurements of the two measurement units so that it may compensate for such differences which drive calibrating the channel.
- the driver 40 and comparator 42 of prior art tester channel 26 are linked to IC pad 36 via a single interconnect path.
- pad 36 can both transmit IC output signal and receive IC input signal
- the input and output signals must travel over the same path.
- the interconnect system path delay adversely affects the channel's ability to determine the state of an IC output signal pulse that closely follows or precede an IC input signal pulses since parts of the two pulses can overlap at the input of comparator 42.
- FIG. 32 illustrates an alternate "fly-by" system for connecting channel 26 to pad 36 via two paths, one from driver 40 to pad 36 and the other from pad 36 to comparator 42.
- driver 40 When the signal path from driver 40 is properly terminated at pad 36, IC input signals do not appear at the input to driver 42.
- the tester channel 26 of FIGs. 3 and 32 can be drive and compare calibrated in the manner described above regardless of whether one or two paths are used to connect the channel to pad 36.
- the compare calibration also can be carried out in a slightly different manner that does not require the use of a interconnect area.
- for compare calibration of a interconnect area is used to link a pair of tester channels .
- the drive circuit of one of the tester channels produces a test signal edge that is used as a reference when adjusting the compare calibration delay of the other channel.
- the driver 40 within each channel's can supply a test signal timing edge as a timing reference when the channel's compare calibration delay is being adjusted. Thus in such case it isn't necessary to use connectors areas to link pairs of channels during the compare calibration process.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002506116A JP2004502174A (en) | 2000-06-20 | 2001-03-28 | System for calibrating the timing of an integrated circuit wafer tester |
KR1020027017431A KR100794080B1 (en) | 2000-06-20 | 2001-03-28 | System for calibrating timing of an integrated circuit wafer tester |
DE60121064T DE60121064T2 (en) | 2000-06-20 | 2001-03-28 | ARRANGEMENT AND METHOD FOR CALIBRATING A SEMICONDUCTED PULSE TEST APPARATUS FOR INTEGRATED CIRCUITS |
EP01922814A EP1295139B1 (en) | 2000-06-20 | 2001-03-28 | Arrangement for calibrating timing of an integrated circuit wafer tester and method |
AU2001249575A AU2001249575A1 (en) | 2000-06-20 | 2001-03-28 | System for calibrating timing of an integrated circuit wafer tester |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/598,399 | 2000-06-20 | ||
US09/598,399 US6622103B1 (en) | 2000-06-20 | 2000-06-20 | System for calibrating timing of an integrated circuit wafer tester |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002001234A2 true WO2002001234A2 (en) | 2002-01-03 |
WO2002001234A3 WO2002001234A3 (en) | 2002-04-18 |
Family
ID=24395393
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/010025 WO2002001234A2 (en) | 2000-06-20 | 2001-03-28 | System for calibrating timing of an integrated circuit wafer tester |
Country Status (9)
Country | Link |
---|---|
US (2) | US6622103B1 (en) |
EP (1) | EP1295139B1 (en) |
JP (1) | JP2004502174A (en) |
KR (2) | KR100861602B1 (en) |
CN (1) | CN1250979C (en) |
AU (1) | AU2001249575A1 (en) |
DE (1) | DE60121064T2 (en) |
TW (1) | TW512471B (en) |
WO (1) | WO2002001234A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1787234A2 (en) * | 2004-07-09 | 2007-05-23 | FormFactor, Inc. | A method and apparatus for calibrating and/or deskewing communications channels |
Families Citing this family (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5914613A (en) | 1996-08-08 | 1999-06-22 | Cascade Microtech, Inc. | Membrane probing system with local contact scrub |
US6256882B1 (en) | 1998-07-14 | 2001-07-10 | Cascade Microtech, Inc. | Membrane probing system |
JP4002378B2 (en) * | 1999-12-27 | 2007-10-31 | エルピーダメモリ株式会社 | Electronic circuit |
US6801869B2 (en) * | 2000-02-22 | 2004-10-05 | Mccord Don | Method and system for wafer and device-level testing of an integrated circuit |
US6603323B1 (en) * | 2000-07-10 | 2003-08-05 | Formfactor, Inc. | Closed-grid bus architecture for wafer interconnect structure |
JP2002074988A (en) * | 2000-08-28 | 2002-03-15 | Mitsubishi Electric Corp | Semiconductor device and test method for semiconductor device |
US6927591B2 (en) * | 2000-09-22 | 2005-08-09 | Mccord Don | Method and system for wafer and device level testing of an integrated circuit |
US6735709B1 (en) * | 2000-11-09 | 2004-05-11 | Micron Technology, Inc. | Method of timing calibration using slower data rate pattern |
DE20114544U1 (en) | 2000-12-04 | 2002-02-21 | Cascade Microtech Inc | wafer probe |
US6934670B2 (en) * | 2001-03-30 | 2005-08-23 | Intel Corporation | Virtual test environment |
US6665627B2 (en) * | 2001-03-30 | 2003-12-16 | Intel Corporation | Method and apparatus for evaluating and correcting the tester derating factor (TDF) in a test environment |
DE10126591B4 (en) * | 2001-05-31 | 2016-01-14 | Polaris Innovations Ltd. | Test device for dynamic memory modules |
DE10131386C2 (en) * | 2001-06-28 | 2003-10-16 | Infineon Technologies Ag | Procedure for checking a conductive connection between contact points |
US6877121B1 (en) * | 2001-07-19 | 2005-04-05 | Cisco Technology, Inc. | Boundary scan cell for testing AC coupled line using phase modulation technique |
WO2003052435A1 (en) | 2001-08-21 | 2003-06-26 | Cascade Microtech, Inc. | Membrane probing system |
US6944692B2 (en) * | 2001-09-13 | 2005-09-13 | Sun Microsystems, Inc. | Automated calibration of I/O over a multi-variable eye window |
US20030058604A1 (en) * | 2001-09-13 | 2003-03-27 | Canagasaby Karthisha S. | Method and apparatus to emulate external IO interconnection |
JP4152323B2 (en) * | 2002-01-10 | 2008-09-17 | 株式会社アドバンテスト | Test equipment for LSI to be measured |
US6798225B2 (en) * | 2002-05-08 | 2004-09-28 | Formfactor, Inc. | Tester channel to multiple IC terminals |
US6784674B2 (en) * | 2002-05-08 | 2004-08-31 | Formfactor, Inc. | Test signal distribution system for IC tester |
US6965244B2 (en) * | 2002-05-08 | 2005-11-15 | Formfactor, Inc. | High performance probe system |
US6950770B2 (en) * | 2002-09-25 | 2005-09-27 | Intel Corporation | Method and apparatus for calibration of a delay element |
US7057404B2 (en) | 2003-05-23 | 2006-06-06 | Sharp Laboratories Of America, Inc. | Shielded probe for testing a device under test |
DE10330043B4 (en) * | 2003-06-30 | 2007-09-27 | Infineon Technologies Ag | System and calibration procedure |
US6911814B2 (en) * | 2003-07-01 | 2005-06-28 | Formfactor, Inc. | Apparatus and method for electromechanical testing and validation of probe cards |
DE10332008B4 (en) * | 2003-07-14 | 2006-08-10 | Infineon Technologies Ag | Electrical circuit and method for testing electronic components |
EP1666898B1 (en) * | 2003-09-03 | 2007-11-21 | Advantest Corporation | Testing apparatus |
US7185239B2 (en) * | 2003-09-29 | 2007-02-27 | Stmicroelectronics Pvt. Ltd. | On-chip timing characterizer |
US7250626B2 (en) * | 2003-10-22 | 2007-07-31 | Cascade Microtech, Inc. | Probe testing structure |
US7154259B2 (en) * | 2003-10-23 | 2006-12-26 | Formfactor, Inc. | Isolation buffers with controlled equal time delays |
JP2007517231A (en) | 2003-12-24 | 2007-06-28 | カスケード マイクロテック インコーポレイテッド | Active wafer probe |
DE102004009337A1 (en) | 2004-02-26 | 2005-09-22 | Infineon Technologies Ag | Contact plate for use in calibrating tester channels of a tester system and a calibration system with such a contact plate |
TWI274166B (en) * | 2004-06-18 | 2007-02-21 | Unitest Inc | Semiconductor test apparatus for simultaneously testing plurality of semiconductor devices |
DE102004031436B4 (en) * | 2004-06-29 | 2006-07-27 | Infineon Technologies Ag | Device and method for calibrating a semiconductor device test system, in particular a probecard or a semiconductor device test device |
US7184936B1 (en) * | 2004-07-12 | 2007-02-27 | Cisco Technology, Inc. | Timing variation measurement system and method |
DE102004035556B3 (en) * | 2004-07-22 | 2005-12-08 | Infineon Technologies Ag | Method and device, in particular probecard, for calibrating a semiconductor device test system, in particular a semiconductor device test device |
US7092827B2 (en) * | 2004-08-10 | 2006-08-15 | Texas Instruments Incorporated | Edge placement accuracy of signals generated by test equipment |
DE202005021435U1 (en) | 2004-09-13 | 2008-02-28 | Cascade Microtech, Inc., Beaverton | Double-sided test setups |
FI119079B (en) * | 2004-11-08 | 2008-07-15 | Elektrobit System Test Oy | Characterization of an electronic device's electronic circuit |
US7323897B2 (en) * | 2004-12-16 | 2008-01-29 | Verigy (Singapore) Pte. Ltd. | Mock wafer, system calibrated using mock wafer, and method for calibrating automated test equipment |
US7535247B2 (en) | 2005-01-31 | 2009-05-19 | Cascade Microtech, Inc. | Interface for testing semiconductors |
US7656172B2 (en) | 2005-01-31 | 2010-02-02 | Cascade Microtech, Inc. | System for testing semiconductors |
DE102005007103A1 (en) * | 2005-02-16 | 2006-08-24 | Infineon Technologies Ag | Method for testing a circuit unit to be tested with extraction of verification signals and test device for carrying out the method |
JP4721762B2 (en) * | 2005-04-25 | 2011-07-13 | 株式会社アドバンテスト | Test equipment |
US7281181B2 (en) * | 2005-06-27 | 2007-10-09 | Verigy (Singapore) Pte. Ltd. | Systems, methods and computer programs for calibrating an automated circuit test system |
EP1982204B1 (en) * | 2006-02-07 | 2009-04-15 | Verigy (Singapore) Pte. Ltd. | Multi-stage data processor with signal repeater |
US7421632B2 (en) * | 2006-05-31 | 2008-09-02 | Verigy (Singapore) Pte. Ltd. | Mapping logic for controlling loading of the select ram of an error data crossbar multiplexer |
US7404122B2 (en) * | 2006-05-31 | 2008-07-22 | Agilent Technologies, Inc. | Mapping logic for loading control of crossbar multiplexer select RAM |
US7723999B2 (en) | 2006-06-12 | 2010-05-25 | Cascade Microtech, Inc. | Calibration structures for differential signal probing |
US7764072B2 (en) | 2006-06-12 | 2010-07-27 | Cascade Microtech, Inc. | Differential signal probing system |
US7403028B2 (en) | 2006-06-12 | 2008-07-22 | Cascade Microtech, Inc. | Test structure and probe for differential signals |
KR100736680B1 (en) * | 2006-08-10 | 2007-07-06 | 주식회사 유니테스트 | Method for calibrating semiconductor device tester |
DE102006045906A1 (en) * | 2006-09-28 | 2008-04-17 | Infineon Technologies Ag | Module with a controller for a chip card |
US7453261B1 (en) * | 2006-10-27 | 2008-11-18 | Xilinx, Inc. | Method of and system for monitoring the functionality of a wafer probe site |
US7852099B1 (en) | 2007-01-31 | 2010-12-14 | Ixys Ch Gmbh | Frequency trimming for internal oscillator for test-time reduction |
KR100907929B1 (en) * | 2007-06-26 | 2009-07-16 | 주식회사 하이닉스반도체 | BUUB test apparatus and test method for semiconductor chip |
US7876114B2 (en) | 2007-08-08 | 2011-01-25 | Cascade Microtech, Inc. | Differential waveguide probe |
JP5207748B2 (en) * | 2008-01-25 | 2013-06-12 | 株式会社アドバンテスト | Measuring apparatus, measuring method and test apparatus |
US7924035B2 (en) * | 2008-07-15 | 2011-04-12 | Formfactor, Inc. | Probe card assembly for electronic device testing with DC test resource sharing |
CN101661078A (en) * | 2008-08-26 | 2010-03-03 | 鸿富锦精密工业(深圳)有限公司 | Circuit board and testing device thereof |
US7888957B2 (en) | 2008-10-06 | 2011-02-15 | Cascade Microtech, Inc. | Probing apparatus with impedance optimized interface |
US8410806B2 (en) | 2008-11-21 | 2013-04-02 | Cascade Microtech, Inc. | Replaceable coupon for a probing apparatus |
FR2941576B1 (en) * | 2009-01-28 | 2016-07-15 | St Wireless Sa | METHOD AND SYSTEM FOR CALIBRATING AN INTEGRATED TIME CONSTANT, AND INTEGRATED CIRCUIT PROVIDED WITH SUCH A SYSTEM |
TWI386649B (en) * | 2009-03-18 | 2013-02-21 | Mjc Probe Inc | Probe card |
US8692538B2 (en) * | 2011-06-09 | 2014-04-08 | Teradyne, Inc. | Test equipment calibration |
US8525168B2 (en) * | 2011-07-11 | 2013-09-03 | International Business Machines Corporation | Integrated circuit (IC) test probe |
CN103853081B (en) * | 2012-12-06 | 2018-01-30 | 海尔集团公司 | MCU internal clockings calibration system and method and printed circuit board (PCB) |
TWI591362B (en) * | 2015-02-13 | 2017-07-11 | 何恆春 | A method for automatically configuring a semiconductor component tester |
FR3033412B1 (en) * | 2015-03-06 | 2019-04-12 | Starchip | INTEGRATED CIRCUIT TESTER ON A SILICON GALETTE AND INTEGRATED CIRCUIT. |
US10180486B2 (en) * | 2016-03-16 | 2019-01-15 | Formfactor Beaverton, Inc. | Test standards and methods for impedance calibration of a probe system, and probe systems that include the test standards or utilize the methods |
CN107976617B (en) * | 2017-11-20 | 2020-02-21 | 扬州乾照光电有限公司 | LED wafer testing method for stabilizing spectral energy distribution |
JP2019133457A (en) * | 2018-01-31 | 2019-08-08 | オムロン株式会社 | Control unit and control method |
TWI693410B (en) * | 2019-03-12 | 2020-05-11 | 新唐科技股份有限公司 | Chip test system and method |
CN114264939A (en) * | 2021-11-08 | 2022-04-01 | 中国船舶重工集团公司第七0九研究所 | Calibration adapter plate of high-speed digital integrated circuit test system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0566823A2 (en) * | 1992-04-21 | 1993-10-27 | Hewlett-Packard Company | Tester calibration procedure which includes fixturing |
EP0919823A2 (en) * | 1997-11-26 | 1999-06-02 | Hewlett-Packard Company | System for verifying signal timing accuracy on a digital testing device |
DE19915398A1 (en) * | 1998-04-03 | 1999-10-21 | Advantest Corp | Offset or skew adjustment method in integrated circuit test apparatus |
DE19817763A1 (en) * | 1998-04-21 | 1999-11-04 | Texas Instruments Deutschland | Measuring device calibration |
DE19922907A1 (en) * | 1998-05-19 | 1999-12-09 | Advantest Corp | Calibrating output time of test signal for semiconductor test unit which has base on which semiconductor under test is mounted |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2688941B2 (en) * | 1988-08-29 | 1997-12-10 | 株式会社アドバンテスト | Phase correction device |
US5086271A (en) | 1990-01-12 | 1992-02-04 | Reliability Incorporated | Driver system and distributed transmission line network for driving devices under test |
JPH03229172A (en) * | 1990-02-02 | 1991-10-11 | Advantest Corp | Ic testing device |
US5162728A (en) | 1990-09-11 | 1992-11-10 | Cray Computer Corporation | Functional at speed test system for integrated circuits on undiced wafers |
JP2638274B2 (en) * | 1990-09-18 | 1997-08-06 | 株式会社日立製作所 | Timing correction method |
US5270643A (en) * | 1990-11-28 | 1993-12-14 | Schlumberger Technologies | Pulsed laser photoemission electron-beam probe |
AU658014B2 (en) * | 1991-11-19 | 1995-03-30 | Macrovision Corporation | Method and apparatus for scrambling and descrambling of video signals with edge fill |
US5754353A (en) * | 1993-07-01 | 1998-05-19 | Cirrus Logic, Inc. | Channel quality circuit in a sampled amplitude read channel |
US5608337A (en) * | 1995-06-07 | 1997-03-04 | Altera Corporation | Method and apparatus of testing an integrated circuit device |
US5736850A (en) | 1995-09-11 | 1998-04-07 | Teradyne, Inc. | Configurable probe card for automatic test equipment |
US5838161A (en) | 1996-05-01 | 1998-11-17 | Micron Technology, Inc. | Semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect |
US5828226A (en) | 1996-11-06 | 1998-10-27 | Cerprobe Corporation | Probe card assembly for high density integrated circuits |
US6040691A (en) * | 1997-05-23 | 2000-03-21 | Credence Systems Corporation | Test head for integrated circuit tester arranging tester component circuit boards on three dimensions |
US6163759A (en) * | 1997-11-21 | 2000-12-19 | Advantest Corporation | Method for calibrating variable delay circuit and a variable delay circuit using the same |
JPH11190760A (en) * | 1997-12-26 | 1999-07-13 | Advantest Corp | Semiconductor test apparatus |
US6181144B1 (en) | 1998-02-25 | 2001-01-30 | Micron Technology, Inc. | Semiconductor probe card having resistance measuring circuitry and method fabrication |
US6064948A (en) * | 1998-03-02 | 2000-05-16 | Tanisys Technology, Inc. | Tester systems |
US6137346A (en) * | 1998-04-27 | 2000-10-24 | Credence Systems Corporation | Temperature tracking voltage to current converter |
WO2000000836A1 (en) * | 1998-06-29 | 2000-01-06 | Iliya Valeryevich Klochkov | A skew calibration means and a method of skew calibration |
-
2000
- 2000-06-20 US US09/598,399 patent/US6622103B1/en not_active Expired - Fee Related
- 2000-12-29 US US09/752,839 patent/US6606575B2/en not_active Expired - Fee Related
-
2001
- 2001-03-28 KR KR1020077017275A patent/KR100861602B1/en not_active IP Right Cessation
- 2001-03-28 JP JP2002506116A patent/JP2004502174A/en active Pending
- 2001-03-28 EP EP01922814A patent/EP1295139B1/en not_active Expired - Lifetime
- 2001-03-28 DE DE60121064T patent/DE60121064T2/en not_active Expired - Lifetime
- 2001-03-28 WO PCT/US2001/010025 patent/WO2002001234A2/en active IP Right Grant
- 2001-03-28 KR KR1020027017431A patent/KR100794080B1/en not_active IP Right Cessation
- 2001-03-28 CN CNB018114571A patent/CN1250979C/en not_active Expired - Fee Related
- 2001-03-28 AU AU2001249575A patent/AU2001249575A1/en not_active Abandoned
- 2001-04-03 TW TW090107924A patent/TW512471B/en not_active IP Right Cessation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0566823A2 (en) * | 1992-04-21 | 1993-10-27 | Hewlett-Packard Company | Tester calibration procedure which includes fixturing |
EP0919823A2 (en) * | 1997-11-26 | 1999-06-02 | Hewlett-Packard Company | System for verifying signal timing accuracy on a digital testing device |
DE19915398A1 (en) * | 1998-04-03 | 1999-10-21 | Advantest Corp | Offset or skew adjustment method in integrated circuit test apparatus |
DE19817763A1 (en) * | 1998-04-21 | 1999-11-04 | Texas Instruments Deutschland | Measuring device calibration |
DE19922907A1 (en) * | 1998-05-19 | 1999-12-09 | Advantest Corp | Calibrating output time of test signal for semiconductor test unit which has base on which semiconductor under test is mounted |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1787234A2 (en) * | 2004-07-09 | 2007-05-23 | FormFactor, Inc. | A method and apparatus for calibrating and/or deskewing communications channels |
EP1787234A4 (en) * | 2004-07-09 | 2010-09-22 | Formfactor Inc | A method and apparatus for calibrating and/or deskewing communications channels |
US7994803B2 (en) | 2004-07-09 | 2011-08-09 | Formfactor, Inc. | Calibration substrate |
Also Published As
Publication number | Publication date |
---|---|
AU2001249575A1 (en) | 2002-01-08 |
US6606575B2 (en) | 2003-08-12 |
EP1295139B1 (en) | 2005-12-07 |
CN1250979C (en) | 2006-04-12 |
KR100861602B1 (en) | 2008-10-07 |
KR20070090263A (en) | 2007-09-05 |
KR100794080B1 (en) | 2008-01-10 |
US20020049554A1 (en) | 2002-04-25 |
TW512471B (en) | 2002-12-01 |
CN1437711A (en) | 2003-08-20 |
DE60121064D1 (en) | 2006-08-03 |
WO2002001234A3 (en) | 2002-04-18 |
EP1295139A2 (en) | 2003-03-26 |
US6622103B1 (en) | 2003-09-16 |
DE60121064T2 (en) | 2006-11-02 |
JP2004502174A (en) | 2004-01-22 |
KR20030029062A (en) | 2003-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6622103B1 (en) | System for calibrating timing of an integrated circuit wafer tester | |
US6275962B1 (en) | Remote test module for automatic test equipment | |
US6911814B2 (en) | Apparatus and method for electromechanical testing and validation of probe cards | |
EP1283423B1 (en) | Timing calibration and timing calibration verification of electronic circuit testers | |
US9164158B2 (en) | Calibration device | |
US20040068699A1 (en) | Single board DFT integrated circuit tester | |
WO2000000836A1 (en) | A skew calibration means and a method of skew calibration | |
US20080125998A1 (en) | Calibration device | |
JP2003262664A (en) | Semiconductor integrated circuit device and method for testing the same | |
WO2002003146A2 (en) | Interface device with stored data on transmission lines characteristics | |
EP1208568B1 (en) | A memory module test system with reduced driver output impedance | |
US20030016041A1 (en) | Method and apparatus for testing semiconductor integrated circuit, and semiconductor integrated circuit manufactured thereby | |
JP2002122634A (en) | Timing confirmation method for semiconductor test device, and correction method and correction device for timing | |
JPH028758A (en) | Delay time measuring apparatus | |
KR20000074123A (en) | connecting unit for reliability test of semiconductor device test equipment and method for calibrating signal skew and jitter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2002 506116 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001922814 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027017431 Country of ref document: KR Ref document number: 018114571 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2001922814 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027017431 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWG | Wipo information: grant in national office |
Ref document number: 2001922814 Country of ref document: EP |