WO2002014993A3 - Efficient clock start and stop apparatus for clock forwarded sytem i/o - Google Patents
Efficient clock start and stop apparatus for clock forwarded sytem i/o Download PDFInfo
- Publication number
- WO2002014993A3 WO2002014993A3 PCT/US2001/014908 US0114908W WO0214993A3 WO 2002014993 A3 WO2002014993 A3 WO 2002014993A3 US 0114908 W US0114908 W US 0114908W WO 0214993 A3 WO0214993 A3 WO 0214993A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- clock
- buffer
- data
- clock signal
- efficient
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
Abstract
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002520057A JP5230887B2 (en) | 2000-08-11 | 2001-05-09 | Efficient clock start and stop device for clock forward system I / O |
AU2001261295A AU2001261295A1 (en) | 2000-08-11 | 2001-05-09 | Efficient clock start and stop apparatus for clock forwarded sytem i/o |
DE60143435T DE60143435D1 (en) | 2000-08-11 | 2001-05-09 | EFFICIENT TACT START AND STOP DEVICE FOR FURTHER TIMED SYSTEM |
KR1020037001880A KR100847364B1 (en) | 2000-08-11 | 2001-05-09 | Efficient clock start and stop apparatus for clock forwarded system i/o |
EP01935180A EP1309913B1 (en) | 2000-08-11 | 2001-05-09 | Efficient clock start and stop apparatus for clock forwarded sytem i/o |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/637,178 US6782486B1 (en) | 2000-08-11 | 2000-08-11 | Apparatus for stopping and starting a clock in a clock forwarded I/O system depending on the presence of valid data in a receive buffer |
US09/637,178 | 2000-08-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002014993A2 WO2002014993A2 (en) | 2002-02-21 |
WO2002014993A3 true WO2002014993A3 (en) | 2002-08-29 |
Family
ID=24554887
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/014908 WO2002014993A2 (en) | 2000-08-11 | 2001-05-09 | Efficient clock start and stop apparatus for clock forwarded sytem i/o |
Country Status (9)
Country | Link |
---|---|
US (1) | US6782486B1 (en) |
EP (1) | EP1309913B1 (en) |
JP (1) | JP5230887B2 (en) |
KR (1) | KR100847364B1 (en) |
CN (1) | CN1230733C (en) |
AU (1) | AU2001261295A1 (en) |
DE (1) | DE60143435D1 (en) |
TW (1) | TW569087B (en) |
WO (1) | WO2002014993A2 (en) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001093051A1 (en) * | 2000-05-30 | 2001-12-06 | Matsushita Electric Industrial Co., Ltd. | Data processing system, and data processing method |
US7478030B1 (en) * | 2003-06-19 | 2009-01-13 | Xilinx, Inc. | Clock stabilization detection for hardware simulation |
JP4296135B2 (en) * | 2004-07-23 | 2009-07-15 | Okiセミコンダクタ株式会社 | PLL clock output stabilization circuit |
US7386749B2 (en) | 2005-03-04 | 2008-06-10 | Intel Corporation | Controlling sequence of clock distribution to clock distribution domains |
US7193909B2 (en) * | 2005-05-02 | 2007-03-20 | Mediatek Inc. | Signal processing circuits and methods, and memory systems |
US7279950B2 (en) * | 2005-09-27 | 2007-10-09 | International Business Machines Corporation | Method and system for high frequency clock signal gating |
WO2007125670A1 (en) * | 2006-04-26 | 2007-11-08 | Panasonic Corporation | Signal transmission method, transmission/reception device, and communication system |
US8151126B2 (en) * | 2006-06-29 | 2012-04-03 | Arm Limited | Controlling power consumption in a data processing apparatus |
US7861192B2 (en) * | 2007-12-13 | 2010-12-28 | Globalfoundries Inc. | Technique to implement clock-gating using a common enable for a plurality of storage cells |
US8104012B1 (en) | 2009-01-31 | 2012-01-24 | Xilinx, Inc. | System and methods for reducing clock power in integrated circuits |
US8058905B1 (en) | 2009-01-31 | 2011-11-15 | Xilinx, Inc. | Clock distribution to facilitate gated clocks |
US8452997B2 (en) | 2010-04-22 | 2013-05-28 | Broadcom Corporation | Method and system for suspending video processor and saving processor state in SDRAM utilizing a core processor |
US20110302660A1 (en) * | 2010-06-02 | 2011-12-08 | Rupaka Mahalingaiah | Method and apparatus for securing digital devices with locking clock mechanism |
US20110299346A1 (en) | 2010-06-03 | 2011-12-08 | Ryan Fung | Apparatus for source-synchronous information transfer and associated methods |
US8954017B2 (en) | 2011-08-17 | 2015-02-10 | Broadcom Corporation | Clock signal multiplication to reduce noise coupled onto a transmission communication signal of a communications device |
US9183898B2 (en) * | 2011-11-10 | 2015-11-10 | Advanced Micro Devices, Inc. | Multiple data rate wiring and encoding |
GB2493416B (en) * | 2012-05-24 | 2014-04-23 | Broadcom Corp | Apparatus and method for synchronising signals |
US9639488B2 (en) * | 2014-06-20 | 2017-05-02 | Advanced Micro Devices, Inc. | Encoding valid data states in source synchronous bus interfaces using clock signal transitions |
US10311191B2 (en) | 2017-01-26 | 2019-06-04 | Advanced Micro Devices, Inc. | Memory including side-car arrays with irregular sized entries |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0285335A2 (en) * | 1987-04-01 | 1988-10-05 | Digital Equipment International Limited | Data communication system and method |
US5155825A (en) * | 1989-12-27 | 1992-10-13 | Motorola, Inc. | Page address translation cache replacement algorithm with improved testability |
JPH1050052A (en) * | 1996-08-05 | 1998-02-20 | Nec Corp | High speed fifo circuit |
US5974516A (en) * | 1996-10-18 | 1999-10-26 | Samsung Electronics Co., Ltd. | Byte-writable two-dimensional FIFO buffer having storage locations with fields indicating storage location availability and data ordering |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6408346B1 (en) * | 1989-11-03 | 2002-06-18 | Compaq Computer Corporation | System for communicating with an external device using a parallel port with DMA capabilities and for developing a signal to indicate the availability of data |
US5452434A (en) * | 1992-07-14 | 1995-09-19 | Advanced Micro Devices, Inc. | Clock control for power savings in high performance central processing units |
JP3765547B2 (en) * | 1993-10-29 | 2006-04-12 | ハイニックス セミコンダクター アメリカ インコーポレイテッド | FIFO status indicator |
US5812875A (en) * | 1995-05-02 | 1998-09-22 | Apple Computer, Inc. | Apparatus using a state device and a latching circuit to generate an acknowledgement signal in close proximity to the request signal for enhancing input/output controller operations |
KR100258986B1 (en) * | 1995-06-07 | 2000-06-15 | 윤종용 | Method and apparatus for reducing cumulative time delay in synchronizing transfer of buffered data between two mutua..... |
JP4052697B2 (en) | 1996-10-09 | 2008-02-27 | 富士通株式会社 | Signal transmission system and receiver circuit of the signal transmission system |
JPH11120757A (en) * | 1997-10-13 | 1999-04-30 | Toyo Commun Equip Co Ltd | Fifo register circuit |
US6075833A (en) * | 1998-12-02 | 2000-06-13 | Quantum Corporation | Method and apparatus for counting signal transitions |
JP2000267770A (en) * | 1999-03-19 | 2000-09-29 | Toshiba Digital Media Engineering Corp | Power saving system |
-
2000
- 2000-08-11 US US09/637,178 patent/US6782486B1/en not_active Expired - Lifetime
-
2001
- 2001-05-09 DE DE60143435T patent/DE60143435D1/en not_active Expired - Lifetime
- 2001-05-09 KR KR1020037001880A patent/KR100847364B1/en active IP Right Grant
- 2001-05-09 EP EP01935180A patent/EP1309913B1/en not_active Expired - Lifetime
- 2001-05-09 CN CNB018140513A patent/CN1230733C/en not_active Expired - Lifetime
- 2001-05-09 WO PCT/US2001/014908 patent/WO2002014993A2/en active Application Filing
- 2001-05-09 AU AU2001261295A patent/AU2001261295A1/en not_active Abandoned
- 2001-05-09 JP JP2002520057A patent/JP5230887B2/en not_active Expired - Lifetime
- 2001-06-26 TW TW090115367A patent/TW569087B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0285335A2 (en) * | 1987-04-01 | 1988-10-05 | Digital Equipment International Limited | Data communication system and method |
US5155825A (en) * | 1989-12-27 | 1992-10-13 | Motorola, Inc. | Page address translation cache replacement algorithm with improved testability |
JPH1050052A (en) * | 1996-08-05 | 1998-02-20 | Nec Corp | High speed fifo circuit |
US5974516A (en) * | 1996-10-18 | 1999-10-26 | Samsung Electronics Co., Ltd. | Byte-writable two-dimensional FIFO buffer having storage locations with fields indicating storage location availability and data ordering |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 06 30 April 1998 (1998-04-30) * |
Also Published As
Publication number | Publication date |
---|---|
CN1230733C (en) | 2005-12-07 |
EP1309913A2 (en) | 2003-05-14 |
KR20030064376A (en) | 2003-07-31 |
JP2004506975A (en) | 2004-03-04 |
CN1446330A (en) | 2003-10-01 |
US6782486B1 (en) | 2004-08-24 |
DE60143435D1 (en) | 2010-12-23 |
AU2001261295A1 (en) | 2002-02-25 |
TW569087B (en) | 2004-01-01 |
KR100847364B1 (en) | 2008-07-21 |
JP5230887B2 (en) | 2013-07-10 |
EP1309913B1 (en) | 2010-11-10 |
WO2002014993A2 (en) | 2002-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002014993A3 (en) | Efficient clock start and stop apparatus for clock forwarded sytem i/o | |
GB2308696B (en) | Data output buffer circuit for semiconductor device | |
WO2002101566A3 (en) | Flexible i/o interface and method for providing a common interface to a processing core | |
EP0886220A3 (en) | Low power memory bus interface | |
TR200001280T2 (en) | Downloading data | |
WO2002050700A3 (en) | Processor architecture | |
DE69906006D1 (en) | DATA PROCESSING CIRCUIT WITH BUFFER MEMORY | |
AU2001241669A1 (en) | Workflow system and builder offers image script tools on input data type | |
GB0008691D0 (en) | Input and output systems for data processing | |
WO2002078800A3 (en) | Electronic game enhancement systems and methods | |
AU2002238325A1 (en) | Data processing apparatus and system and method for controlling memory access | |
AU2002224799A1 (en) | Extension for the advanced microcontroller bus architecture (amba) | |
TW359031B (en) | Semiconductor, semiconductor checking method and semiconductor checking device | |
AU2584801A (en) | Encoded clocks to distribute multiple clock signals to multiple devices in a computer system | |
WO2003009222A1 (en) | Electronic apparatus, information processing apparatus, adapter apparatus, and information exchange system | |
GB9705295D0 (en) | Data processing circuit | |
TWI264647B (en) | Configurable multi-port multi-protocol network interface to support packet processing | |
CA2126903A1 (en) | Digital Surround Sound Method and Apparatus | |
EP1258810A3 (en) | System including a bus precharging circuit | |
AU6514100A (en) | Multiple data rate memory | |
DE60000909D1 (en) | Acquisition of facsimile data in an electronic document management system | |
WO2001067804A3 (en) | Architecture for an access device | |
TW360972B (en) | Semiconductor memory device including main/sub-bit line arrangement | |
US7454543B2 (en) | Early high speed serializer-deserializer (HSS)internal receive (Rx) interface for data sampling clock signals on parallel bus | |
HK1046486B (en) | Bridge interface circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020037001880 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002520057 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 018140513 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001935180 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2001935180 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1020037001880 Country of ref document: KR |