WO2002021489A2 - Graphics memory system for volumetric displays - Google Patents

Graphics memory system for volumetric displays Download PDF

Info

Publication number
WO2002021489A2
WO2002021489A2 PCT/US2001/027585 US0127585W WO0221489A2 WO 2002021489 A2 WO2002021489 A2 WO 2002021489A2 US 0127585 W US0127585 W US 0127585W WO 0221489 A2 WO0221489 A2 WO 0221489A2
Authority
WO
WIPO (PCT)
Prior art keywords
voxel
buffer
router
data
memory
Prior art date
Application number
PCT/US2001/027585
Other languages
French (fr)
Other versions
WO2002021489A3 (en
WO2002021489A9 (en
Inventor
Deirdre M. Hall
Original Assignee
Actuality Systems, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22867292&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2002021489(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Actuality Systems, Inc. filed Critical Actuality Systems, Inc.
Priority to AU2001287094A priority Critical patent/AU2001287094A1/en
Publication of WO2002021489A2 publication Critical patent/WO2002021489A2/en
Publication of WO2002021489A3 publication Critical patent/WO2002021489A3/en
Publication of WO2002021489A9 publication Critical patent/WO2002021489A9/en

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03BAPPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
    • G03B25/00Viewers, other than projection viewers, giving motion-picture effects by persistence of vision, e.g. zoetrope
    • G03B25/02Viewers, other than projection viewers, giving motion-picture effects by persistence of vision, e.g. zoetrope with interposed lenticular or line screen
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B30/00Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images
    • G02B30/50Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images the image being built up from image elements distributed over a 3D volume, e.g. voxels
    • G02B30/54Optical systems or apparatus for producing three-dimensional [3D] effects, e.g. stereoscopic images the image being built up from image elements distributed over a 3D volume, e.g. voxels the 3D volume being generated by moving a 2D surface, e.g. by vibrating or rotating the 2D surface
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/60Memory management
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/003D [Three Dimensional] image rendering
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/003D [Three Dimensional] image rendering
    • G06T15/005General purpose rendering architectures
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/003D [Three Dimensional] image rendering
    • G06T15/10Geometric effects
    • G06T15/20Perspective computation
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/002Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to project the image of a two-dimensional display, such as an array of light emitting or modulating elements or a CRT
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/003Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to produce spatial visual effects
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/005Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes forming an image using a quickly moving array of imaging elements, causing the human eye to perceive an image which has a larger resolution than the array, e.g. an image on a cylinder formed by a rotating line of LEDs parallel to the axis of rotation
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/393Arrangements for updating the contents of the bit-mapped memory
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/399Control of the bit-mapped memory using two or more bit-mapped memories, the operations of which are switched in time, e.g. ping-pong buffers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/20Image signal generators
    • H04N13/275Image signal generators from 3D object models, e.g. computer-generated stereoscopic image signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30Image reproducers
    • H04N13/363Image reproducers using image projection screens
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30Image reproducers
    • H04N13/388Volumetric displays, i.e. systems where the image is built up from picture elements distributed through a volume
    • H04N13/393Volumetric displays, i.e. systems where the image is built up from picture elements distributed through a volume the volume being generated by a moving, e.g. vibrating or rotating, surface
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00Aspects of the architecture of display systems
    • G09G2360/12Frame memory handling
    • G09G2360/128Frame memory using a Synchronous Dynamic RAM [SDRAM]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/022Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363Graphics controllers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/10Processing, recording or transmission of stereoscopic or multi-view image signals
    • H04N13/106Processing image signals
    • H04N13/167Synchronising or controlling image signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/10Processing, recording or transmission of stereoscopic or multi-view image signals
    • H04N13/189Recording image signals; Reproducing recorded image signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/10Processing, recording or transmission of stereoscopic or multi-view image signals
    • H04N13/194Transmission of image signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/20Image signal generators
    • H04N13/286Image signal generators having separate monoscopic and stereoscopic modes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30Image reproducers
    • H04N13/398Synchronisation thereof; Control thereof

Definitions

  • the invention relates generally to a graphics memory system for three-dimensional displays, and more particularly, for volumetric displays.
  • Volumetric displays are a class of three-dimensional display technology that produce volume-filling imagery. Typically, volumetric displays are autostereoscopic; that is, they produce imagery that appears three-dimensional without the use of additional eyewear.
  • Some volumetric displays create three-dimensional imagery by employing spatio- temporal multiplexing in emitting or scattering light from a range of locations within an image volume.
  • a smaller number of light-generating devices for example, lasers, projector pixels, etc.
  • Persistence of vision integrates the image slices formed at different spatio-temporal locations of the volume swept by the rotating surface, and the viewer perceives a volume-filling, three-dimensional image.
  • the ITT display employs a stationary CRT and front-end optical components.
  • One consequence of their architecture is that the CRT's image rotates in the plane of the projection screen as the projection screen rotates.
  • volumetric displays which employ similar radially-extended relay optics include the volumetric displays described by Batchko (U.S. Patent No. 5,148,310) and Tsao et al. (U.S. Patent Nos. 5,754,147 and 5,954,414).
  • Batchko describes a volumetric display wherein a rotating screen is illuminated by a fixed, vector-scanned laser illumination source.
  • Tsao and co- workers utilize a k-mirror system, which rotates at half of the screen's angular frequency, to prevent the image of the projector from rotating in the plane of the projection screen.
  • the invention features a graphics memory system for managing image data for a volumetric display that displays volumetric images.
  • the system includes a first buffer memory with a first predefined address space for holding data for a three-dimensional image; a second buffer memory with a second predefined address space for holding data for a three-dimensional image, wherein the first and second predefined address spaces are the same; and a voxel router in communication with both the first and second buffer memories.
  • the voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written.
  • the graphics memory system also includes an address generator in communication with the voxel router and the first and second buffer memories.
  • the address generator generates addresses identifying locations within the predefined address spaces of the first and second buffer memories and is configured to cause the voxel router to select which of the first and second buffer memories is to be the active memory.
  • Both of the first and second buffer memories are implemented by single ported memories, e.g. SDRAMs.
  • the invention features a graphics memory system that includes a first buffer memory for holding data for a three-dimensional image; a second buffer memory for holding data for a three-dimensional image; a voxel router in communication with both the first and second buffer memories; and an address generator in communication with the voxel router and the first and second buffer memories.
  • the voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written.
  • the address generator generates addresses identifying locations within the predefined address spaces of the first and second buffer memories and is configured to respond to receiving a write block command by causing the voxel router to write new data to a block within the inactive memory at a location that is identified by an address supplied by the address generator.
  • Preferred embodiments may include one or more of the following features.
  • the block is a 32-bit word.
  • the address generator is further configured to respond to receiving the write block command by causing the voxel router to retrieve data that is stored in the identified block of inactive memory, to modify the retrieved data, and to write the modified data back to the inactive memory as the new data.
  • the voxel router is also configured to modify the retrieved data by using a designated logical operation to combine the retrieved data with data supplied with the write word command.
  • the voxel router supports AND, OR and XOR logical operations, and the designated logical operation is one of the supported logical operations.
  • the address generator is further configured to respond to receiving a swap command by causing the voxel router to select which of the first and second buffer memories is to be the active memory.
  • the address generator is further configured to respond to receiving a swap command that designates a copy operation by causing the voxel router to copy contents of the active buffer to the inactive buffer after the swap is done.
  • the invention features a graphics memory system that includes a first buffer memory for holding data for a three-dimensional image; a second buffer memory for holding data for a three-dimensional image; a voxel router in communication with both the first and second buffer memories; and an address generator in communication with the voxel router and the first and second buffer memories.
  • the voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written.
  • the address generator generates addresses identifying locations within the predefined address spaces of the first and second buffer memories and is configured to respond to receiving a write voxel command by causing the voxel router to retrieve a block of data from the inactive memory, that block of ' data containing a value for a voxel that is identified by the write voxel command, to modify the retrieved block by modifying the value for the identified voxel within that retrieved block, and to write the modified block back to the inactive memory.
  • FIG. 1 is a block diagram of the electronics for a three-dimensional volumetric display system.
  • Fig. 2 shows the architecture of the raster engine that is part of the volumetric display system of Fig. 1.
  • Fig. 3 shows the architecture of the graphics memory module that is part of the volumetric display system of Fig. 1.
  • Fig. 4 shows the architecture of the voxel routers that are part of the volumetric display system of Fig. 1.
  • embodiments of the invention are intended to operate connected to a host computer.
  • the host computer performs some preprocessing of geometry information, however the rasterization and display electronics are completely contained inside the display.
  • the display connects to the host through a SCSI-2 (wide) slave port.
  • SCSI-2 wide
  • the volumetric display works as follows.
  • the host computer sends image data and commands to the display system.
  • the display system processes this information into voxel data and stores the processed data in graphics memory until needed for display.
  • the display system electronics then sends the image information to a projection engine which converts it to optical information by spatially modulating beams of light.
  • Projection optics using a projection lens and an arrangement of mirrors, directs the beams onto a revolving two-dimensional projection screen, where it forms a two-dimensional image.
  • the two- dimensional screen rotates at about 733 RPM.
  • the display electronics and the projection engine refresh the two-dimensional image about 5119 times per second.
  • Each two-dimensional image forms an "image slice" of the three-dimensional volume image.
  • the human visual system perceptually fuses the "image slices" into a volume-filling, three- dimensional image.
  • system electronics 100 for a three-dimensional volumetric display include a raster engine 110, a graphics memory module 120, SLM drivers 130, 140 and 150, and a motor controller 160, all of which are separate custom printed circuit boards (PCBs).
  • Raster engine 110 accepts volumetric or geometry-based 3-D data from the host computer, converts it into voxel data in the display-specific coordinate system, and writes it into graphics memory in graphics memory module 120.
  • Graphics memory module 120 buffers an entire volume of data for continuous display of three colors in a three-dimensional volume.
  • SLM drivers 130, 140, and 150 converts the low- voltage TTL data and control signals into the analog & digital signals needed to operate each Spatial Light Modulators (SLM) 182, 184, and 186.
  • SLMs 182, 184, and 186 modulate the red, green and blue components of a light beam to generate a colored image. This image is projected, through optics 180, onto a screen 190, which is rapidly rotated by a motor. Motor controller 160 locks the screen rotation speed and position to the volume scanning signals.
  • System electronics 100 also includes an electronics power supply 170. All of the parts shown are contained within a display enclosure.
  • Raster engine 110 and graphics memory module 120 are divided through a high-speed, parallel interface with a small number of control and clock signals.
  • Graphics memory module 120 directs motor controller 160 through a small number of low to medium speed digital signals over a small cable with discrete wires.
  • Each of SLM drivers 130, 140, and 150 is connected to graphics memory module 120 through a high-speed, parallel interface.
  • raster engine 110 contains a single, powerful digital signal processing (DSP) microprocessor 210 with external memory, a SCSI controller 220, some interface switches, and a port to graphics memory module 120 (see FIG. 1).
  • High-speed routines and critical data are expected to use the CPU's internal cache.
  • Program microcode and tables are contained within of Flash ROM 250 that resides at the boot address permitting the device to operate without connection to a host computer. The program microcode and tables in Flash ROM 250 can be reprogrammed using the SCSI interface providing for field upgrades.
  • a Scratch RAM 240 which is 16 MB of Synchronous DRAM, is also supported by the CPU. This memory is used for the geometry buffer and storage of variables that do not fit in the internal cache.
  • graphics memory module 120 includes an address generator 310, three identical sets of graphics memory, 320, 330, and 340, and an interface 350, 360, and 370, to each SLM driver 130, 140, and 150 (see FIG. 1), respectively.
  • Each set of graphics memory stores a full volume of voxel data for a corresponding one of the red, green, or blue portions of the three-dimensional volumetric image that is to be displayed.
  • Each set of graphics memory 320, 330, and 340 includes two buffers 321 and 322, 331 and 332, and 341 and 342, and a voxel router 323, 333, and 343, respectively.
  • Voxel routers 323, 333, and 343 route data between raster engine 110 (see FIG. 1), each of buffers 321 and 322, 331 and 332, and 341 and 342, and the SLM drivers.
  • Each of voxel router 323, 333, and 343, which is basically a large switching device that routes data into and out of the memory, is also capable of executing a few simple logic functions between data from raster engine 110 and data in the buffers.
  • the raster engine writes to the voxel routers as though they were inside of memory and the voxel routers then make the required changes in the appropriate one of the buffers.
  • the two buffers within a set of graphics memory are completely independent with separate address and data buses to allow CPU access to one set while the other set is being displayed.
  • the two buffers have the same address spaces, so that the software need not apply any offset depending on what memory buffer is being written to. Indeed, the software would typically not need to know what buffer is active and what buffer is not active.
  • This coupled with the presence of the voxel routers, enables the use of standard, single-ported memory for the buffers, instead of dual ported memory.
  • the buffers are implemented by
  • Double Data Rate SDRAMs are single ported memories, commonly available memory modules such as are typically found in PCs and thus are relatively inexpensive in comparison to dual ported memories that might typically be sued in graphics memory.
  • DDR Double Data Rate SDRAMs.
  • These are single ported memories, commonly available memory modules such as are typically found in PCs and thus are relatively inexpensive in comparison to dual ported memories that might typically be sued in graphics memory.
  • their use as buffer memory helps maximize achievable transfer speeds between the buffers and the voxel routers.
  • Raster engine 110 writes graphics memory commands to address generator 310 and writes graphics data to voxel routers 323, 333, and 343.
  • the raster engine ports on each voxel router and the address generator have a FIFO interface.
  • Address generator 310 which is the primary interface between the CPU and the graphics memory, contains the state machines that control graphics memory and the screen motor.
  • Address generator 310 controls the operation of all three sets of graphics memory including initialization, address generation, and auto-refresh of the DDR SDRAMs in each buffer. It also generates the addresses for the bursting accesses to the buffers; it controls the bursting of data out of those memories to the SLM to be displayed; and it generates the addresses for the random accesses performed by the CPU.
  • Address generator 310 transforms the commands into series of simple operations, which are performed by the address generator and voxel routers. In other words, address generator 310 interprets commands, generates the appropriate addresses, controls the buffer memories, sets proper order for executing steps of command as well as establishes the order and timing of the instructions sent to the voxel routers for manipulating the data in the memory buffers. It acts as a master control unit.
  • voxel router 323 routes voxel data between four locations: raster engine 110 (see FIG. 1), buffer “A”, buffer “B”, and a SLM formatter.
  • the general flow for data in voxel router 323 is from raster engine 110 to a SLM formatter, with interim storage in the SDRAM buffers.
  • Voxel router 323 can also apply some logic functions to data being moved through the router.
  • one of the two SDRAM buffers is the "active" buffer, and one is the “inactive” buffer.
  • the active buffer is in an almost continual state of bursting sequential data to the SLM at a rate of about 7.5ns per voxel.
  • the inactive buffer is available for random access from raster engine 110. Voxels can be written to and read from the inactive buffer.
  • the voxel routers perform simple masking functions and execute read-modify-write access with simple logic functions such as ANDs, ORs, and exclusive-ORs, which are widely used for graphics computation. Performing these functions in the voxel routers greatly reduces the computational load on raster engine 110.
  • a command from the raster engine instructs the voxel router to swap the functions of the buffers so that the inactive buffer becomes the active buffer and vice versa.
  • the data in the new inactive buffer can: (1) remain as it was when it was active; (2) be cleared out; or (3) be copied from the new active buffer into the inactive buffer. This feature dramatically reduces the computation necessary for each new volume.
  • the copying and clearing functions are accomplished during the first full scan of the active buffer; they are done at burst speed concurrent with the reading out and the sending of the image data to the display.
  • Address generator 310 recognizes and implements a set of commands among which are the following: copy/clear buffer; swap buffers; write voxel; and write word. Raster engine 110 uses these commands to write the image data into the memory buffers in preparation for displaying the images through the display device. Raster engine 110 sends these commands to the address generator 310, which in turn causes the voxel routers to perform the precise sequence of steps that are necessary to implement the command. Each of these will now be described in greater detail.
  • the copy/clear buffer command either causes the address generator to perform a copy or a clear of the inactive buffer, depending on which bit is set within the command. If the clear bit is set, then the address generator causes the voxel router to clear the inactive buffer, which is done at burst speed.
  • the clear operation prepares the inactive buffer for writing an entirely new volume of image data to it.
  • the clear command might typically be used when the raster engine is drawing into the inactive buffer and while that is taking place, the application supplies an entirely new volume of image data to the raster engine. At that point, there is no need to continue writing the old image to the inactive buffer so the inactive buffer is simply cleared and the raster engine starts writing the new image data to that buffer.
  • the address generator causes the voxel router to copy the contents of the active buffer into the inactive buffer, and this is also done at burst speed concurrently with as the voxel router reading out the image data from the active buffer and sending it to the SLM.
  • the address generator When either a copy or a clear is taking place, the address generator sends the same addresses to both buffers.
  • the swap buffer command causes the address generator to swap the inactive buffer and the active buffer so that the old inactive buffer becomes the new active buffer and the old active buffer becomes the new inactive buffer. This command has three options, namely, copy, clear and do nothing.
  • a cursor movement provides a good examples of how one might use one of the copy commands. If the only thing that has changed is the location of the cursor (i.e., the image has remained the same), it is not necessary to redraw the entire image. Rather, the previous image is copied into the inactive buffer and then the appropriate write commands are used to erase the old cursor and draw a new one.
  • the write word command is one of the read/modify/write commands.
  • This command causes voxel router, again under direct control of the address generator, to read out a specified 32-bit word from the inactive buffer, perform an indicated operation on that old word and the new word, and then write the results back into the inactive buffer.
  • the operations that the voxel router can perform include AND, OR and XOR. That is, depending on which operation is indicated, the voxel router will combine the old word and the new word using one of those operations and then write the results back to the inactive buffer. It is also possible to specify no operation, in which case the new word is simply written to the appropriate location in the inactive buffer without reading out the old word first.
  • the write voxel command is similar to the write word command except that it operates on the bit level to change a specified voxel.
  • This command causes voxel router, to read out from the inactive buffer the 32 -bit word that contains the target voxel, to perform an indicated operation on that voxel, and then write the resulting word back into the inactive buffer.
  • the operations that the voxel router can perform on the voxel include AND, OR and XOR. It is also possible to specify no operation, in which case the new voxel is simply written to the appropriate location in the 32-bit word and the results are written back to the inactive buffer.
  • the raster engine uses the write voxel command most often to draw the contents of the image volume to the inactive buffer.
  • voxel router 400 includes at its input end a CPU interface FIFO 404 and a logic processor 406.
  • FIFO 404 enables the voxel router to receive and store a sequence of commands that are to be executed.
  • Logic processor provides the functionality that is required to implement the write voxel and write word commands and the option logic operations that are allowed in those commands.
  • Voxel router 323 also includes an array of switches (i.e., MUXs
  • Registers 408 interface those MUXs 402 to buffers "A" and "B". Registers 408 are holding registers that are used for pipelining of data trasnfers into and out of the buffer memories.
  • the voxel routers and the address generator are implemented in Field Programmable
  • FPGAs Gate Arrays
  • Each buffer has 128MB of storage, which includes of four 256Mbit DDR SDRAMs.
  • graphics memory module 120 supports 128Mbit parts with additional population sites.
  • the FPGA program for the address generator is slightly varied to support the two variations in population. In fact, populations of all sites with 256Mbit or possibly 512Mbit parts can be accomplished, doubling or quadrupling the capacity, with just minor changes to the FPGA.
  • Voxel router 400 is operated in lock-step with address generator 310 (see FIG. 3). This is accomplished with a 66.6667 MHz clock that is buffered with zero delay buffers and fed to each FPGA. This clock is doubled to 133 MHz in each FPGA to control the DDR feature of the
  • DLL delay locked loops
  • motor controller 160 takes a clock input from graphics memory module 120 and synchronizes the screen rate to the clock using encoders on the screen/motor assembly as feedback.
  • a number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, instead of using a single address generator, one could use a separate address generator for each voxel router and put the electronics on the same chip or board. Accordingly, other embodiments are within the scope of the following claims.

Abstract

A graphics memory system for managing image data for a volumetric display that display volumetric images, the system including a first buffer memory with a first predefined address space for holding image data for a three-dimensional image; a second buffer memory with as second predefined address space for holding image data for a three-dimensional image, wherein the first and second predefined address spaces are the same; and a voxel router in communication with both the first and second buffer memories, wherein the voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written.

Description

GRAPHICS MEMORY SYSTEM FOR VOLUMETRIC
DISPLAYS
Under 35 USC §119(e)(1), this application claims the benefit of prior U.S. provisional application 60/230,972, filed September 7, 2000, the contents of which are incorporated herein by reference.
TECHNICAL FIELD The invention relates generally to a graphics memory system for three-dimensional displays, and more particularly, for volumetric displays.
BACKGROUND
Volumetric displays are a class of three-dimensional display technology that produce volume-filling imagery. Typically, volumetric displays are autostereoscopic; that is, they produce imagery that appears three-dimensional without the use of additional eyewear.
Some volumetric displays create three-dimensional imagery by employing spatio- temporal multiplexing in emitting or scattering light from a range of locations within an image volume. In other words, a smaller number of light-generating devices (for example, lasers, projector pixels, etc.) are run at a higher frequency than an overall volumetric refresh rate, and the light is imaged onto a rotating surface. Persistence of vision integrates the image slices formed at different spatio-temporal locations of the volume swept by the rotating surface, and the viewer perceives a volume-filling, three-dimensional image.
The concept of a volumetric display in which three-dimensional imagery is perceived by visual integration of a series of images projected on a rotating screen has existed since, at least, the late 1950s. In 1958, Max Hirsch filed a patent application for a "generescope," wherein imagery formed on the surface of a cathode ray tube (CRT) is relayed by a periscope-like arrangement that images onto a rear-projection screen. In the generescope, the CRT, mirrors, and screen rotated in unison. The arrangement of rotating relay mirrors keeps the projection optical path length invariant with respect to the projection screen angle. For this, Hirsch was issued US patent No. 2,967,905 in 1961.
A 1960 Aviation Week article entitled "New Display Gives Realistic 3-D Effect," (pp. 66- 67, October 31, 1960) describes a 3-D display developed by ITT Laboratories. It is similar to the display taught by Hirsch, in that a sequence of 2-D images formed on the surface of a CRT are relayed to a rotating projection screen by an arrangement of mirrors that rotate with the projection screen, thereby keeping the projection optical path length invariant with respect to the projection screen angle. However, the ITT display employs a stationary CRT and front-end optical components. One consequence of their architecture is that the CRT's image rotates in the plane of the projection screen as the projection screen rotates.
Other volumetric displays which employ similar radially-extended relay optics include the volumetric displays described by Batchko (U.S. Patent No. 5,148,310) and Tsao et al. (U.S. Patent Nos. 5,754,147 and 5,954,414). Batchko describes a volumetric display wherein a rotating screen is illuminated by a fixed, vector-scanned laser illumination source. Tsao and co- workers utilize a k-mirror system, which rotates at half of the screen's angular frequency, to prevent the image of the projector from rotating in the plane of the projection screen.
SUMMARY In general, in one aspect, the invention features a graphics memory system for managing image data for a volumetric display that displays volumetric images. The system includes a first buffer memory with a first predefined address space for holding data for a three-dimensional image; a second buffer memory with a second predefined address space for holding data for a three-dimensional image, wherein the first and second predefined address spaces are the same; and a voxel router in communication with both the first and second buffer memories. The voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written. Preferred embodiments of the invention may include one or more of the following features. The graphics memory system also includes an address generator in communication with the voxel router and the first and second buffer memories. The address generator generates addresses identifying locations within the predefined address spaces of the first and second buffer memories and is configured to cause the voxel router to select which of the first and second buffer memories is to be the active memory. Both of the first and second buffer memories are implemented by single ported memories, e.g. SDRAMs.
In general, in another aspect, the invention features a graphics memory system that includes a first buffer memory for holding data for a three-dimensional image; a second buffer memory for holding data for a three-dimensional image; a voxel router in communication with both the first and second buffer memories; and an address generator in communication with the voxel router and the first and second buffer memories. The voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written. During operation, the address generator generates addresses identifying locations within the predefined address spaces of the first and second buffer memories and is configured to respond to receiving a write block command by causing the voxel router to write new data to a block within the inactive memory at a location that is identified by an address supplied by the address generator. Preferred embodiments may include one or more of the following features. The block is a 32-bit word. The address generator is further configured to respond to receiving the write block command by causing the voxel router to retrieve data that is stored in the identified block of inactive memory, to modify the retrieved data, and to write the modified data back to the inactive memory as the new data. The voxel router is also configured to modify the retrieved data by using a designated logical operation to combine the retrieved data with data supplied with the write word command. The voxel router supports AND, OR and XOR logical operations, and the designated logical operation is one of the supported logical operations. The address generator is further configured to respond to receiving a swap command by causing the voxel router to select which of the first and second buffer memories is to be the active memory. The address generator is further configured to respond to receiving a swap command that designates a copy operation by causing the voxel router to copy contents of the active buffer to the inactive buffer after the swap is done.
In still another aspect, the invention features a graphics memory system that includes a first buffer memory for holding data for a three-dimensional image; a second buffer memory for holding data for a three-dimensional image; a voxel router in communication with both the first and second buffer memories; and an address generator in communication with the voxel router and the first and second buffer memories. The voxel router is configured to use a selectable one of the first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of the first and second buffer memories as an inactive memory into which image data is to be written. During operation, the address generator generates addresses identifying locations within the predefined address spaces of the first and second buffer memories and is configured to respond to receiving a write voxel command by causing the voxel router to retrieve a block of data from the inactive memory, that block of 'data containing a value for a voxel that is identified by the write voxel command, to modify the retrieved block by modifying the value for the identified voxel within that retrieved block, and to write the modified block back to the inactive memory.
The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
DESCRIPTION OF DRAWINGS Fig. 1 is a block diagram of the electronics for a three-dimensional volumetric display system.
Fig. 2 shows the architecture of the raster engine that is part of the volumetric display system of Fig. 1.
Fig. 3 shows the architecture of the graphics memory module that is part of the volumetric display system of Fig. 1.
Fig. 4 shows the architecture of the voxel routers that are part of the volumetric display system of Fig. 1.
Like reference symbols in the various drawings indicate like elements.
DETAILED DESCRIPTION Like a computer monitor, embodiments of the invention are intended to operate connected to a host computer. The host computer performs some preprocessing of geometry information, however the rasterization and display electronics are completely contained inside the display. In the current embodiment, the display connects to the host through a SCSI-2 (wide) slave port. In general, the volumetric display works as follows. The host computer sends image data and commands to the display system. The display system, in turn, processes this information into voxel data and stores the processed data in graphics memory until needed for display. When needed, the display system electronics then sends the image information to a projection engine which converts it to optical information by spatially modulating beams of light. Projection optics, using a projection lens and an arrangement of mirrors, directs the beams onto a revolving two-dimensional projection screen, where it forms a two-dimensional image. The two- dimensional screen rotates at about 733 RPM. The display electronics and the projection engine refresh the two-dimensional image about 5119 times per second. Each two-dimensional image forms an "image slice" of the three-dimensional volume image. At these projection and rotation rates the human visual system perceptually fuses the "image slices" into a volume-filling, three- dimensional image.
Referring to FIG. 1, system electronics 100 for a three-dimensional volumetric display include a raster engine 110, a graphics memory module 120, SLM drivers 130, 140 and 150, and a motor controller 160, all of which are separate custom printed circuit boards (PCBs). Raster engine 110 accepts volumetric or geometry-based 3-D data from the host computer, converts it into voxel data in the display-specific coordinate system, and writes it into graphics memory in graphics memory module 120. Graphics memory module 120 buffers an entire volume of data for continuous display of three colors in a three-dimensional volume. Electronics in SLM drivers 130, 140, and 150 converts the low- voltage TTL data and control signals into the analog & digital signals needed to operate each Spatial Light Modulators (SLM) 182, 184, and 186. SLMs 182, 184, and 186 modulate the red, green and blue components of a light beam to generate a colored image. This image is projected, through optics 180, onto a screen 190, which is rapidly rotated by a motor. Motor controller 160 locks the screen rotation speed and position to the volume scanning signals. System electronics 100 also includes an electronics power supply 170. All of the parts shown are contained within a display enclosure.
Raster engine 110 and graphics memory module 120 are divided through a high-speed, parallel interface with a small number of control and clock signals. Graphics memory module 120 directs motor controller 160 through a small number of low to medium speed digital signals over a small cable with discrete wires. Each of SLM drivers 130, 140, and 150 is connected to graphics memory module 120 through a high-speed, parallel interface. Referring to FIG. 2, raster engine 110 contains a single, powerful digital signal processing (DSP) microprocessor 210 with external memory, a SCSI controller 220, some interface switches, and a port to graphics memory module 120 (see FIG. 1). High-speed routines and critical data are expected to use the CPU's internal cache. Program microcode and tables are contained within of Flash ROM 250 that resides at the boot address permitting the device to operate without connection to a host computer. The program microcode and tables in Flash ROM 250 can be reprogrammed using the SCSI interface providing for field upgrades.
A Scratch RAM 240, which is 16 MB of Synchronous DRAM, is also supported by the CPU. This memory is used for the geometry buffer and storage of variables that do not fit in the internal cache.
Referring again to Fig. 1, due to the CPU's addressable memory limit, access to the graphics memory module 120 is provided with a series of 32-bit ports. The ports and the functions of graphics memory module 120 are implemented with a series of FPGA's, which are un-programmed at boot time. As a result, the CPU programs the devices through the ports. Referring to FIG. 3, graphics memory module 120 includes an address generator 310, three identical sets of graphics memory, 320, 330, and 340, and an interface 350, 360, and 370, to each SLM driver 130, 140, and 150 (see FIG. 1), respectively. Each set of graphics memory stores a full volume of voxel data for a corresponding one of the red, green, or blue portions of the three-dimensional volumetric image that is to be displayed.
Each set of graphics memory 320, 330, and 340 includes two buffers 321 and 322, 331 and 332, and 341 and 342, and a voxel router 323, 333, and 343, respectively. Voxel routers 323, 333, and 343 route data between raster engine 110 (see FIG. 1), each of buffers 321 and 322, 331 and 332, and 341 and 342, and the SLM drivers. Each of voxel router 323, 333, and 343, which is basically a large switching device that routes data into and out of the memory, is also capable of executing a few simple logic functions between data from raster engine 110 and data in the buffers. The raster engine writes to the voxel routers as though they were inside of memory and the voxel routers then make the required changes in the appropriate one of the buffers. The two buffers within a set of graphics memory are completely independent with separate address and data buses to allow CPU access to one set while the other set is being displayed. The two buffers have the same address spaces, so that the software need not apply any offset depending on what memory buffer is being written to. Indeed, the software would typically not need to know what buffer is active and what buffer is not active. This, coupled with the presence of the voxel routers, enables the use of standard, single-ported memory for the buffers, instead of dual ported memory. In this embodiment, the buffers are implemented by
Double Data Rate (DDR) SDRAMs. These are single ported memories, commonly available memory modules such as are typically found in PCs and thus are relatively inexpensive in comparison to dual ported memories that might typically be sued in graphics memory. In addition, their use as buffer memory helps maximize achievable transfer speeds between the buffers and the voxel routers.
Raster engine 110 writes graphics memory commands to address generator 310 and writes graphics data to voxel routers 323, 333, and 343. The raster engine ports on each voxel router and the address generator have a FIFO interface.
Address generator 310, which is the primary interface between the CPU and the graphics memory, contains the state machines that control graphics memory and the screen motor.
Address generator 310 controls the operation of all three sets of graphics memory including initialization, address generation, and auto-refresh of the DDR SDRAMs in each buffer. It also generates the addresses for the bursting accesses to the buffers; it controls the bursting of data out of those memories to the SLM to be displayed; and it generates the addresses for the random accesses performed by the CPU.
Commands received from raster engine 110 are queued, interpreted, and executed by address generator 310. Address generator 310 transforms the commands into series of simple operations, which are performed by the address generator and voxel routers. In other words, address generator 310 interprets commands, generates the appropriate addresses, controls the buffer memories, sets proper order for executing steps of command as well as establishes the order and timing of the instructions sent to the voxel routers for manipulating the data in the memory buffers. It acts as a master control unit.
Referring again to FIG. 3, voxel router 323 routes voxel data between four locations: raster engine 110 (see FIG. 1), buffer "A", buffer "B", and a SLM formatter. The general flow for data in voxel router 323 is from raster engine 110 to a SLM formatter, with interim storage in the SDRAM buffers. Voxel router 323 can also apply some logic functions to data being moved through the router.
During operation, one of the two SDRAM buffers is the "active" buffer, and one is the "inactive" buffer. The active buffer is in an almost continual state of bursting sequential data to the SLM at a rate of about 7.5ns per voxel. The inactive buffer is available for random access from raster engine 110. Voxels can be written to and read from the inactive buffer. Also, the voxel routers perform simple masking functions and execute read-modify-write access with simple logic functions such as ANDs, ORs, and exclusive-ORs, which are widely used for graphics computation. Performing these functions in the voxel routers greatly reduces the computational load on raster engine 110.
Once the raster engine completes drawing voxels in the "inactive" buffer, a command from the raster engine instructs the voxel router to swap the functions of the buffers so that the inactive buffer becomes the active buffer and vice versa. There are three options available to the raster engine software when the buffers are swapped. The data in the new inactive buffer can: (1) remain as it was when it was active; (2) be cleared out; or (3) be copied from the new active buffer into the inactive buffer. This feature dramatically reduces the computation necessary for each new volume. The copying and clearing functions are accomplished during the first full scan of the active buffer; they are done at burst speed concurrent with the reading out and the sending of the image data to the display. Address generator 310 recognizes and implements a set of commands among which are the following: copy/clear buffer; swap buffers; write voxel; and write word. Raster engine 110 uses these commands to write the image data into the memory buffers in preparation for displaying the images through the display device. Raster engine 110 sends these commands to the address generator 310, which in turn causes the voxel routers to perform the precise sequence of steps that are necessary to implement the command. Each of these will now be described in greater detail.
The copy/clear buffer command either causes the address generator to perform a copy or a clear of the inactive buffer, depending on which bit is set within the command. If the clear bit is set, then the address generator causes the voxel router to clear the inactive buffer, which is done at burst speed. The clear operation prepares the inactive buffer for writing an entirely new volume of image data to it. The clear command might typically be used when the raster engine is drawing into the inactive buffer and while that is taking place, the application supplies an entirely new volume of image data to the raster engine. At that point, there is no need to continue writing the old image to the inactive buffer so the inactive buffer is simply cleared and the raster engine starts writing the new image data to that buffer. If the copy bit is set, the address generator causes the voxel router to copy the contents of the active buffer into the inactive buffer, and this is also done at burst speed concurrently with as the voxel router reading out the image data from the active buffer and sending it to the SLM.
When either a copy or a clear is taking place, the address generator sends the same addresses to both buffers. The swap buffer command causes the address generator to swap the inactive buffer and the active buffer so that the old inactive buffer becomes the new active buffer and the old active buffer becomes the new inactive buffer. This command has three options, namely, copy, clear and do nothing.
A cursor movement provides a good examples of how one might use one of the copy commands. If the only thing that has changed is the location of the cursor (i.e., the image has remained the same), it is not necessary to redraw the entire image. Rather, the previous image is copied into the inactive buffer and then the appropriate write commands are used to erase the old cursor and draw a new one.
The write word command is one of the read/modify/write commands. This command causes voxel router, again under direct control of the address generator, to read out a specified 32-bit word from the inactive buffer, perform an indicated operation on that old word and the new word, and then write the results back into the inactive buffer. The operations that the voxel router can perform include AND, OR and XOR. That is, depending on which operation is indicated, the voxel router will combine the old word and the new word using one of those operations and then write the results back to the inactive buffer. It is also possible to specify no operation, in which case the new word is simply written to the appropriate location in the inactive buffer without reading out the old word first.
The write voxel command is similar to the write word command except that it operates on the bit level to change a specified voxel. This command causes voxel router, to read out from the inactive buffer the 32 -bit word that contains the target voxel, to perform an indicated operation on that voxel, and then write the resulting word back into the inactive buffer. Again, the operations that the voxel router can perform on the voxel include AND, OR and XOR. It is also possible to specify no operation, in which case the new voxel is simply written to the appropriate location in the 32-bit word and the results are written back to the inactive buffer. The raster engine uses the write voxel command most often to draw the contents of the image volume to the inactive buffer.
Referring to Fig. 4, voxel router 400 includes at its input end a CPU interface FIFO 404 and a logic processor 406. FIFO 404 enables the voxel router to receive and store a sequence of commands that are to be executed. Logic processor provides the functionality that is required to implement the write voxel and write word commands and the option logic operations that are allowed in those commands. Voxel router 323 also includes an array of switches (i.e., MUXs
402) that perform the function of routing the data into and out of the SDRAMs (i.e., buffers "A" and B"). Registers 408 interface those MUXs 402 to buffers "A" and "B". Registers 408 are holding registers that are used for pipelining of data trasnfers into and out of the buffer memories. The voxel routers and the address generator are implemented in Field Programmable
Gate Arrays (FPGAs), which must be programmed every time the hardware is powered up.
Each buffer has 128MB of storage, which includes of four 256Mbit DDR SDRAMs. In other embodiments, graphics memory module 120 supports 128Mbit parts with additional population sites. The FPGA program for the address generator is slightly varied to support the two variations in population. In fact, populations of all sites with 256Mbit or possibly 512Mbit parts can be accomplished, doubling or quadrupling the capacity, with just minor changes to the FPGA.
Voxel router 400 is operated in lock-step with address generator 310 (see FIG. 3). This is accomplished with a 66.6667 MHz clock that is buffered with zero delay buffers and fed to each FPGA. This clock is doubled to 133 MHz in each FPGA to control the DDR feature of the
SDRAMs in buffers "A" and "B". The delay locked loops (DLL) in the FPGAs use external pins for feedback to ensure that the buffer delays and external loading of each clock output is compensated for.
Referring back to FIG. 1 , motor controller 160 takes a clock input from graphics memory module 120 and synchronizes the screen rate to the clock using encoders on the screen/motor assembly as feedback. A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, instead of using a single address generator, one could use a separate address generator for each voxel router and put the electronics on the same chip or board. Accordingly, other embodiments are within the scope of the following claims.

Claims

WHAT IS CLAIMED IS:
1. A graphics memory system for managing image data for a volumetric display that displays volumetric images, said system comprising: a first buffer memory with a first predefined address space for holding image data for a three-dimensional image; a second buffer memory with as second predefined address space for holding image data for a three-dimensional image, wherein the first and second predefined address spaces are the same; and a voxel router in communication with both the first and second buffer memories, said voxel router being configured to use a selectable one of said first and second buffer memories as an active memory out of which stored image data is to be read for display on the volumetric display and to use the other of said first and second buffer memories as an inactive memory into which image data is to be written.
2. The graphics memory system of claim 1 further comprising an address generator in communication with the voxel router and the first and second buffer memories, said address generator generating addresses identifying locations within the predefined address spaces of the first and second buffer memories and being configured to cause the voxel router to select which of said first and second buffer memories is to be the active memory.
. The graphics memory system of claim 2 wherein both of said first and second buffer memories are implemented by single ported memories.
4. The graphics memory system of claim 2 wherein both of said first and second buffer memories are implemented by SDRAMs.
5. A graphics memory system for managing image data for a volumetric display that displays volumetric images, said system comprising: a first buffer memory for holding data for a three-dimensional image; a second buffer memory for holding data for a three-dimensional image; a voxel router in communication with both the first and second buffer memories, said voxel router being configured to use a selectable one of said first and second buffer 7 memories as an active memory out of which stored image data is to be read for display on the
8 volumetric display and to use the other of said first and second buffer memories as an
9 inactive memory into which image data is to be written; and
I o an address generator in communication with the voxel router and the first and second
I buffer memories, said address generator during operation generating addresses identifying
12 locations within the predefined address spaces of the first and second buffer memories and
13 being configured to respond to receiving a write block command by causing the voxel router
14 to write hew data to a block within the inactive memory at a location that is identified by an
15 address supplied by the address generator.
1 6. The graphics memory system of claim 5 wherein said block is a 32-bit word.
1 7. The graphics memory system of claim 6 wherein the address generator is further
2 configured to respond to receiving said write block command by causing the voxel router to
3 retrieve data that is stored in the identified block of inactive memory, to modify the retrieved
4 data, and to write the modified data back to said inactive memory as said new data.
1 8. The graphics memory system of claim 7 wherein the voxel router is further
2 configured to modify the retrieved data by using a designated logical operation to combine
3 the retrieved data with data supplied with the write word command,
1 9. The graphics memory system of claim 7 wherein the voxel router supports AND,
2 OR and XOR logical operations, and wherein said designated logical operation is one of the
3 supported logical operations.
1 10. The graphics memory system of claim 6 wherein the address generator is further
2 configured to respond to receiving a swap command by causing the voxel router to select
3 which of said first and second buffer memories is to be the active memory.
1 11. The graphics memory system of claim 10 wherein the swap command designates
2 a copy and the address generator is further configured to respond to receiving the swap
3 command by causing the voxel router to copy contents of the active buffer to the inactive
4 buffer.
1 12. A graphics memory system for managing image data for a volumetric display
2 that displays volumetric images, said system comprising:
3 a first buffer memory for holding data for a three-dimensional image;
4 a second buffer memory for holding data for a three-dimensional image;
5 a voxel router in communication with both the first and second buffer memories, said
6 voxel router being configured to use a selectable one of said first and second buffer
7 memories as an active memory out of which stored image data is to be read for display on the
8 volumetric display and to use the other of said first and second buffer memories as an
9 inactive memory into which image data is to be written; and
I o an address generator in communication with the voxel router and the first and second
I I buffer memories, said address generator during operation generating addresses identifying 2 locations within the predefined address spaces of the first and second buffer memories and
13 being configured to respond to receiving a write voxel command by causing the voxel router
14 to retrieve a block of data from the inactive memory, said block of data containing a value for
15 a voxel that is identified by the write voxel command, to modify the retrieved block by
16 modifying the value for the identified voxel within that retrieved block, and to write the
17 modified block back to said inactive memory.
1 13. The graphics memory system of claim 12 wherein said block is a 32-bit word.
1 14. The graphics memory system of claim 13 wherein the voxel router is further
2 configured to modify the retrieved data by using a designated logical operation to modify the
3 one voxel designated by the write voxel command in the retrieved data word while
4 preserving the remaining voxels in the retrieved data word.
1 15. The graphics memory system of claim 14 wherein the voxel router supports
2 AND, OR and XOR logical operations on the one designated voxel, and wherein said
3 designated logical operation is one the supported logical operations.
1
PCT/US2001/027585 2000-09-07 2001-09-06 Graphics memory system for volumetric displays WO2002021489A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001287094A AU2001287094A1 (en) 2000-09-07 2001-09-06 Graphics memory system for volumetric displays

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US23097200P 2000-09-07 2000-09-07
US60/230,972 2000-09-07

Publications (3)

Publication Number Publication Date
WO2002021489A2 true WO2002021489A2 (en) 2002-03-14
WO2002021489A3 WO2002021489A3 (en) 2002-12-05
WO2002021489A9 WO2002021489A9 (en) 2003-11-20

Family

ID=22867292

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2001/027591 WO2002021851A2 (en) 2000-09-07 2001-09-06 Volumetric display system
PCT/US2001/027585 WO2002021489A2 (en) 2000-09-07 2001-09-06 Graphics memory system for volumetric displays

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/US2001/027591 WO2002021851A2 (en) 2000-09-07 2001-09-06 Volumetric display system

Country Status (9)

Country Link
US (3) US6554430B2 (en)
EP (1) EP1316225B1 (en)
JP (1) JP2004508779A (en)
KR (1) KR20030048028A (en)
AT (1) ATE345650T1 (en)
AU (2) AU2001287094A1 (en)
DE (1) DE60124566T2 (en)
TW (2) TW581977B (en)
WO (2) WO2002021851A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2172927A1 (en) 2008-10-02 2010-04-07 Telefonaktiebolaget LM Ericsson (PUBL) Method and computer program for operation of a multi-buffer graphics memory refresh, multi-buffer graphics memory arrangement and communication apparatus
EP2667240A1 (en) * 2012-05-22 2013-11-27 Delphi Technologies, Inc. Volumetric display using electrowetting mirror arrays
EP3905229A1 (en) * 2020-04-29 2021-11-03 Design on Impulse Limited Rotating display

Families Citing this family (102)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7492480B2 (en) * 2001-08-27 2009-02-17 Phototype Engraving Company System for halftone screen production
US20040246334A1 (en) * 2001-08-30 2004-12-09 Dimitri Philippou Image portrayal system
US7708640B2 (en) * 2002-02-15 2010-05-04 Wms Gaming Inc. Gaming machine having a persistence-of-vision display
US6959132B2 (en) * 2002-03-13 2005-10-25 Pts Corporation One-to-M wavelength routing element
WO2003079272A1 (en) * 2002-03-15 2003-09-25 University Of Washington Materials and methods for simulating focal shifts in viewers using large depth of focus displays
US20030222977A1 (en) * 2002-06-03 2003-12-04 Kazutora Yoshino Intelligent system and 3D virtual object generator
US20030223043A1 (en) * 2002-06-03 2003-12-04 Kazutora Yoshino High resolution 3 dimensional image generator
JP3787841B2 (en) 2002-06-05 2006-06-21 ソニー株式会社 Display device and display method
KR100442738B1 (en) * 2002-06-27 2004-08-02 유승식 3-Dimensional Image Display Device Using Radial Projection
KR100442739B1 (en) * 2002-06-27 2004-08-02 유승식 Shutterless 3-Dimensional Image Display Device Using Radial Projection
US7150537B2 (en) * 2002-08-16 2006-12-19 Infocus Corporation Projection television device and screen
US20040135974A1 (en) * 2002-10-18 2004-07-15 Favalora Gregg E. System and architecture for displaying three dimensional data
KR100455069B1 (en) * 2002-11-08 2004-11-06 주식회사 시공테크 Rotation type Three-dimensional image display apparatus
US8118674B2 (en) * 2003-03-27 2012-02-21 Wms Gaming Inc. Gaming machine having a 3D display
US20040212589A1 (en) * 2003-04-24 2004-10-28 Hall Deirdre M. System and method for fusing and displaying multiple degree of freedom positional input data from multiple input sources
US9015390B2 (en) 2003-04-25 2015-04-21 Micron Technology, Inc. Active memory data compression system and method
US20040233193A1 (en) * 2003-04-30 2004-11-25 Sulzer Markets And Technology Ag Method for visualising a spatially resolved data set using an illumination model
DE10323462B3 (en) 2003-05-23 2005-01-27 Boll, Peter, Dr. Method and device for the three-dimensional representation of images
US20050037843A1 (en) * 2003-08-11 2005-02-17 William Wells Three-dimensional image display for a gaming apparatus
US7012669B2 (en) * 2003-08-18 2006-03-14 Evans & Sutherland Computer Corporation Reflection barrier for panoramic display
US7334902B2 (en) 2003-08-18 2008-02-26 Evans & Sutherland Computer Corporation Wide angle scanner for panoramic display
US6871958B2 (en) 2003-08-18 2005-03-29 Evans & Sutherland Computer Corporation Wide angle scanner for panoramic display
US7857700B2 (en) 2003-09-12 2010-12-28 Igt Three-dimensional autostereoscopic image display for a gaming apparatus
US7364300B2 (en) * 2004-01-12 2008-04-29 Actuality Systems, Inc. Theta-parallax-only (TPO) displays
US8289274B2 (en) * 2004-01-13 2012-10-16 Sliwa John W Microdroplet-based 3-D volumetric displays utilizing emitted and moving droplet projection screens
US7277226B2 (en) * 2004-01-16 2007-10-02 Actuality Systems, Inc. Radial multiview three-dimensional displays
US7492932B2 (en) * 2004-03-05 2009-02-17 Nortel Networks Ltd. Method and apparatus for processing medical image data in a network environment
US7477252B2 (en) * 2004-04-05 2009-01-13 Actuality Systems, Inc. Processing three dimensional data for spatial three dimensional displays
US7525541B2 (en) * 2004-04-05 2009-04-28 Actuality Systems, Inc. Data processing for three-dimensional displays
US7190328B1 (en) 2004-05-07 2007-03-13 James Clar Three-dimensional display
GB0412651D0 (en) * 2004-06-07 2004-07-07 Microsharp Corp Ltd Autostereoscopic rear projection screen and associated display system
US7714803B2 (en) * 2004-06-21 2010-05-11 Che-Chih Tsao Data writing methods for volumetric 3D displays
US7692605B2 (en) * 2004-06-21 2010-04-06 Che-Chih Tsao Error correction schemes for volumetric 3D displays
US20060028479A1 (en) * 2004-07-08 2006-02-09 Won-Suk Chun Architecture for rendering graphics on output devices over diverse connections
WO2006014571A2 (en) * 2004-07-08 2006-02-09 Actuality Systems, Inc. System and method for rendering data associated with a 3-d scene description
US7701455B2 (en) * 2004-07-21 2010-04-20 Che-Chih Tsao Data rendering method for volumetric 3D displays
US20060026533A1 (en) * 2004-08-02 2006-02-02 Joshua Napoli Method for pointing and selection of regions in 3-D image displays
WO2006017771A1 (en) * 2004-08-06 2006-02-16 University Of Washington Variable fixation viewing distance scanned light displays
JP4643583B2 (en) * 2004-09-10 2011-03-02 株式会社日立製作所 Display device and imaging device
US20060058100A1 (en) * 2004-09-14 2006-03-16 Pacey Larry J Wagering game with 3D rendering of a mechanical device
JP3955589B2 (en) * 2004-09-14 2007-08-08 株式会社日立製作所 3D display device
US7221375B2 (en) 2004-10-29 2007-05-22 Actuality Systems, Inc. System and method for generating dithering patterns associated with a digital image
TW200617807A (en) * 2004-11-19 2006-06-01 Actuality Systems Inc System and method for generating rendering data associated with a 3-d image
JP4773087B2 (en) * 2004-12-28 2011-09-14 株式会社フラップ Three-dimensional pseudo image effect device and image effect method
US20060166727A1 (en) * 2005-01-24 2006-07-27 Wms Gaming Inc. Gaming machine with proximity-sensitive input device
US7692650B2 (en) 2005-06-01 2010-04-06 Analogic Corporation Method of and system for 3D display of multi-energy computed tomography images
US7878910B2 (en) 2005-09-13 2011-02-01 Igt Gaming machine with scanning 3-D display system
US20070058229A1 (en) * 2005-09-15 2007-03-15 Russell Hudyma Volumetric Three-Dimensional Display System
KR101258584B1 (en) * 2006-06-21 2013-05-02 엘지디스플레이 주식회사 Volumetric type 3-Dimension Image Display Device
ES2319592B1 (en) * 2006-09-25 2010-01-29 Insca Internacional, S.L. VIRTUAL SIMULATION SYSTEM OF SPACES, DECORATED AND SIMILAR.
WO2008042465A1 (en) * 2006-10-06 2008-04-10 Lalley Brothers Scientific, Llc Three-dimensional internal back-projection system and method for using the same
EP2104930A2 (en) 2006-12-12 2009-09-30 Evans & Sutherland Computer Corporation System and method for aligning rgb light in a single modulator projector
US20080194930A1 (en) * 2007-02-09 2008-08-14 Harris Melvyn L Infrared-visible needle
US8009883B2 (en) 2007-02-09 2011-08-30 Analogic Corporation Method of and system for automatic object display of volumetric computed tomography images for fast on-screen threat resolution
US7649730B2 (en) * 2007-03-20 2010-01-19 Avx Corporation Wet electrolytic capacitor containing a plurality of thin powder-formed anodes
US7740359B2 (en) * 2007-08-13 2010-06-22 Disney Enterprises, Inc. Video display system with an oscillating projector screen
GB2468997A (en) 2008-01-22 2010-09-29 Univ Arizona State Head-mounted projection display using reflective microdisplays
US20090219253A1 (en) * 2008-02-29 2009-09-03 Microsoft Corporation Interactive Surface Computer with Switchable Diffuser
EP2265937A1 (en) 2008-03-27 2010-12-29 Analogic Corporation Method of and system for three-dimensional workstation for security and medical applications
US8358317B2 (en) 2008-05-23 2013-01-22 Evans & Sutherland Computer Corporation System and method for displaying a planar image on a curved surface
US8702248B1 (en) 2008-06-11 2014-04-22 Evans & Sutherland Computer Corporation Projection method for reducing interpixel gaps on a viewing surface
CN101726859B (en) * 2008-10-24 2012-07-18 群康科技(深圳)有限公司 Three-dimensional display system and three-dimensional display method
US8077378B1 (en) 2008-11-12 2011-12-13 Evans & Sutherland Computer Corporation Calibration system and method for light modulation device
US8704822B2 (en) * 2008-12-17 2014-04-22 Microsoft Corporation Volumetric display system enabling user interaction
US20100238270A1 (en) * 2009-03-20 2010-09-23 Intrepid Management Group, Inc. Endoscopic apparatus and method for producing via a holographic optical element an autostereoscopic 3-d image
JP2009151337A (en) * 2009-04-03 2009-07-09 Hitachi Ltd Projection optical unit, projection type color video display device and rear projection type color video display device using the same
US20110075257A1 (en) 2009-09-14 2011-03-31 The Arizona Board Of Regents On Behalf Of The University Of Arizona 3-Dimensional electro-optical see-through displays
US9063345B2 (en) * 2009-10-19 2015-06-23 Pixar Super light-field lens with doublet lenslet array element
US9063323B2 (en) 2009-10-19 2015-06-23 Pixar Super light-field lens and image processing methods
US9197799B2 (en) * 2009-10-19 2015-11-24 Pixar Super light field lens with focus control and non spherical lenslet arrays
CN102053476B (en) * 2009-11-05 2012-11-21 中强光电股份有限公司 Stereo display device
EP2564259B1 (en) 2010-04-30 2015-01-21 Beijing Institute Of Technology Wide angle and high resolution tiled head-mounted display device
US8502816B2 (en) 2010-12-02 2013-08-06 Microsoft Corporation Tabletop display providing multiple views to users
JP2011081415A (en) * 2010-12-27 2011-04-21 Hitachi Ltd Projection optical unit
CN103339956B (en) * 2011-01-30 2016-10-12 Lg电子株式会社 Image display and the method for operation image display
JP2011248365A (en) * 2011-05-30 2011-12-08 Hitachi Ltd Projection type image display device
NO337687B1 (en) * 2011-07-08 2016-06-06 Norsk Elektro Optikk As Hyperspectral camera and method of recording hyperspectral data
JP5734133B2 (en) * 2011-08-26 2015-06-10 日立マクセル株式会社 Projection display device
JP2012018418A (en) * 2011-09-30 2012-01-26 Hitachi Ltd Projection optical unit
US9641826B1 (en) 2011-10-06 2017-05-02 Evans & Sutherland Computer Corporation System and method for displaying distant 3-D stereo on a dome surface
US9117389B2 (en) * 2011-10-18 2015-08-25 Shenzhen YuanWang cocotop Technology Co., Ltd. Dome-screen device, dome-screen playing system and image generation method thereof
US9213226B2 (en) * 2011-10-19 2015-12-15 International Business Machines Corporation Multidirectional display system
KR20130044625A (en) * 2011-10-24 2013-05-03 삼성전자주식회사 Three dimensional display apparatus using rotation and method for controlling thereof
CN104204904B (en) 2012-01-24 2018-05-18 亚利桑那大学评议会 Close-coupled eyes track head-mounted display
BE1019941A3 (en) * 2012-06-05 2013-02-05 Tait Technologies Bvba DEVICE FOR VIEWING THREE-DIMENSIONAL IMAGES, CREATION OF THREE-DIMENSIONAL IMAGES, AND METHOD FOR CREATING THREE-DIMENSIONAL IMAGES.
IN2015DN02476A (en) 2012-10-18 2015-09-11 Univ Arizona State
RU2526901C1 (en) * 2013-01-25 2014-08-27 Анатолий Владимирович Никонов Three-dimensional display and method of forming three-dimensional images
AU2015227094B2 (en) 2014-03-05 2019-07-04 Arizona Board Of Regents On Behalf Of The University Of Arizona Wearable 3D augmented reality display with variable focus and/or object recognition
USD753615S1 (en) * 2014-04-30 2016-04-12 Holografyx Canada Inc. Virtual host projection system
US10176961B2 (en) 2015-02-09 2019-01-08 The Arizona Board Of Regents On Behalf Of The University Of Arizona Small portable night vision system
US10309619B2 (en) 2016-12-27 2019-06-04 Disney Enterprises, Inc. Special effects system for generating a midair laser blast illusion
CN108876926B (en) * 2017-05-11 2021-08-10 京东方科技集团股份有限公司 Navigation method and system in panoramic scene and AR/VR client equipment
CN111295612B (en) 2017-11-02 2023-03-03 Pcms控股公司 Method and system for aperture expansion in light field displays
JP6927103B2 (en) * 2018-03-19 2021-08-25 オムロン株式会社 Display device and display method and gaming machine
CN111869204B (en) 2018-03-22 2023-10-03 亚利桑那大学评议会 Method for rendering light field images for light field display based on integral imaging
TWI669538B (en) 2018-04-27 2019-08-21 點晶科技股份有限公司 Three-dimensional image capturing module and method for capturing three-dimensional image
RU2718777C2 (en) * 2018-09-18 2020-04-14 Александр Афанасьевич Большаков Volumetric display
CN114207507A (en) 2019-06-28 2022-03-18 Pcms控股公司 Optical methods and systems for Light Field (LF) displays based on tunable Liquid Crystal (LC) diffusers
CN110989196A (en) * 2019-11-27 2020-04-10 杨军 Three-dimensional imaging display instrument
CN112068327A (en) * 2020-09-29 2020-12-11 雷文昌 Holographic projector rotating according to central axis and pixel arrangement mode thereof
US11721251B2 (en) 2020-11-19 2023-08-08 Beijing Boe Optoelectronics Technology Co., Ltd. Display device including a motor configured to rotate a display assembly
WO2023147023A1 (en) * 2022-01-27 2023-08-03 Kent State University Mobile holographic display system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4648045A (en) * 1984-05-23 1987-03-03 The Board Of Trustees Of The Leland Standford Jr. University High speed memory and processor system for raster display
EP0312720A2 (en) * 1987-10-20 1989-04-26 Tektronix Inc. Double buffered graphics design system
US4839828A (en) * 1986-01-21 1989-06-13 International Business Machines Corporation Memory read/write control system for color graphic display
US5574836A (en) * 1996-01-22 1996-11-12 Broemmelsiek; Raymond M. Interactive display apparatus and method with viewer position compensation
EP0827129A2 (en) * 1996-08-30 1998-03-04 Texas Instruments Incorporated Formatting and storing data for display systems using spatial light modulators

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4371933A (en) 1980-10-06 1983-02-01 International Business Machines Corporation Bi-directional display of circular arcs
US4983031A (en) 1988-07-13 1991-01-08 Solomon Dennis J Three-dimensional volumetric display system
US4987554A (en) 1988-08-24 1991-01-22 The Research Foundation Of State University Of New York Method of converting continuous three-dimensional geometrical representations of polygonal objects into discrete three-dimensional voxel-based representations thereof within a three-dimensional voxel-based system
US5446479A (en) 1989-02-27 1995-08-29 Texas Instruments Incorporated Multi-dimensional array video processor system
US4943851A (en) * 1989-03-07 1990-07-24 Gold Stake 360 degree viewing system having a liquid crystal display screen encircling a rotatable projection screen
US5172266A (en) * 1989-09-19 1992-12-15 Texas Instruments Incorporated Real time three dimensional display
US5226113A (en) * 1989-10-30 1993-07-06 General Electric Company Method and apparatus for volumetric projection rendering using reverse ray casting
US5678910A (en) * 1990-08-08 1997-10-21 Trutan Pty Limited Multiple angle projection for 3-D imagery
US5148310A (en) 1990-08-30 1992-09-15 Batchko Robert G Rotating flat screen fully addressable volume display system
US5408539A (en) * 1990-10-01 1995-04-18 Finlay; David E. Tessellating and quadding pels during image transfer
US5157546A (en) * 1990-12-19 1992-10-20 Texas Instruments Incorporated Volume display system and method for inside-out viewing
DE69215155T2 (en) * 1991-07-26 1997-06-19 Sun Microsystems Inc Device with fast copying between raster buffers in a display system with double buffer memories
JPH06273693A (en) * 1993-03-23 1994-09-30 Sony Corp Picture display device and picture rotating display device
US5572691A (en) * 1993-04-21 1996-11-05 Gi Corporation Apparatus and method for providing multiple data streams from stored data using dual memory buffers
US5566279A (en) * 1993-05-17 1996-10-15 Nec Corporation Method of and apparatus for reading out digital image data from three-dimensional memory
US6208318B1 (en) * 1993-06-24 2001-03-27 Raytheon Company System and method for high resolution volume display using a planar array
US5754147A (en) 1993-08-18 1998-05-19 Tsao; Che-Chih Method and apparatus for displaying three-dimensional volumetric images
US5854613A (en) * 1994-03-16 1998-12-29 The United Sates Of America As Represented By The Secretary Of The Navy Laser based 3D volumetric display system
JP3037865B2 (en) * 1994-04-01 2000-05-08 シャープ株式会社 3D sprite drawing device
US5877779A (en) * 1995-07-06 1999-03-02 Sun Microsystems, Inc. Method and apparatus for efficient rendering of three-dimensional scenes
US5936767A (en) 1996-03-18 1999-08-10 Yale University Multiplanar autostereoscopic imaging system
US5954414A (en) 1996-08-23 1999-09-21 Tsao; Che-Chih Moving screen projection technique for volumetric three-dimensional display
US6302542B1 (en) * 1996-08-23 2001-10-16 Che-Chih Tsao Moving screen projection technique for volumetric three-dimensional display
US6072545A (en) * 1998-01-07 2000-06-06 Gribschaw; Franklin C. Video image rotating apparatus
US7239293B2 (en) * 1998-01-21 2007-07-03 New York University Autostereoscopic display
US6064423A (en) * 1998-02-12 2000-05-16 Geng; Zheng Jason Method and apparatus for high resolution three dimensional display
US6369817B1 (en) * 1998-05-25 2002-04-09 Japan Radio Co., Ltd. Image synthesis system
US6532017B1 (en) * 1998-11-12 2003-03-11 Terarecon, Inc. Volume rendering pipeline

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4648045A (en) * 1984-05-23 1987-03-03 The Board Of Trustees Of The Leland Standford Jr. University High speed memory and processor system for raster display
US4839828A (en) * 1986-01-21 1989-06-13 International Business Machines Corporation Memory read/write control system for color graphic display
EP0312720A2 (en) * 1987-10-20 1989-04-26 Tektronix Inc. Double buffered graphics design system
US5574836A (en) * 1996-01-22 1996-11-12 Broemmelsiek; Raymond M. Interactive display apparatus and method with viewer position compensation
EP0827129A2 (en) * 1996-08-30 1998-03-04 Texas Instruments Incorporated Formatting and storing data for display systems using spatial light modulators

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2172927A1 (en) 2008-10-02 2010-04-07 Telefonaktiebolaget LM Ericsson (PUBL) Method and computer program for operation of a multi-buffer graphics memory refresh, multi-buffer graphics memory arrangement and communication apparatus
WO2010037684A1 (en) * 2008-10-02 2010-04-08 Telefonaktiebolaget L M Ericsson (Publ) Method and computer program for operation of a multi-buffer graphics memory refresh, multi-buffer graphics memory arrangement and communication apparatus
EP2667240A1 (en) * 2012-05-22 2013-11-27 Delphi Technologies, Inc. Volumetric display using electrowetting mirror arrays
EP3905229A1 (en) * 2020-04-29 2021-11-03 Design on Impulse Limited Rotating display
US11631350B2 (en) 2020-04-29 2023-04-18 Design On Impulse Limited Rotating display

Also Published As

Publication number Publication date
KR20030048028A (en) 2003-06-18
US20020070943A1 (en) 2002-06-13
US20020105518A1 (en) 2002-08-08
WO2002021489A3 (en) 2002-12-05
US6554430B2 (en) 2003-04-29
TW581977B (en) 2004-04-01
TW498182B (en) 2002-08-11
WO2002021851A3 (en) 2002-07-04
WO2002021851A2 (en) 2002-03-14
US6873335B2 (en) 2005-03-29
US20020067467A1 (en) 2002-06-06
EP1316225A2 (en) 2003-06-04
ATE345650T1 (en) 2006-12-15
AU2001287094A1 (en) 2002-03-22
AU8709801A (en) 2002-03-22
DE60124566T2 (en) 2007-09-06
DE60124566D1 (en) 2006-12-28
JP2004508779A (en) 2004-03-18
EP1316225B1 (en) 2006-11-15
US6888545B2 (en) 2005-05-03
WO2002021489A9 (en) 2003-11-20

Similar Documents

Publication Publication Date Title
US6873335B2 (en) Graphics memory system for volumeric displays
Favalora et al. Volumetric three-dimensional display system with rasterization hardware
US6046709A (en) Multiple display synchronization apparatus and method
KR960003041B1 (en) Extendable multiple image-buffer for graphics systems
US6999087B2 (en) Dynamically adjusting sample density in a graphics system
KR100902973B1 (en) Real-time display post-processing using programmable hardware
US6377266B1 (en) Bit BLT with multiple graphics processors
US6956579B1 (en) Private addressing in a multi-processor graphics processing system
US6473086B1 (en) Method and apparatus for graphics processing using parallel graphics processors
US5745197A (en) Three-dimensional real-image volumetric display system and method
US6157395A (en) Synchronization of frame buffer swapping in multi-pipeline computer graphics display systems
NO301913B1 (en) Display generator circuits for personal computer system
US20030179208A1 (en) Dynamically adjusting a number of rendering passes in a graphics system
US6646623B1 (en) Three-dimensional display apparatus
US5854613A (en) Laser based 3D volumetric display system
US7163294B2 (en) Method and apparatus for providing an interface between a liquid crystal display controller and a laser projection display
JP2011008316A (en) Information processing device, image display device, and information processing method
US10491891B2 (en) Re-imaged swept volume display with multi-petal geometry
US5526471A (en) Rendering of non-opaque media using the p-buffer to account for polarization parameters
JPH0522754A (en) Projecting type stereoscopic picture generating device
EP1054384A2 (en) Method and apparatus for translating and interfacing voxel memory addresses
US6895458B2 (en) Opcode to turn around a bi-directional bus
KR102244445B1 (en) Apparatus and method for occlusion capable near-eye display for augmented reality using single dmd
EP1345168B1 (en) Dynamically adjusting sample density and/or number of rendering passes in a graphics system
CN112698514B (en) Backlight and three-dimensional imaging system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
COP Corrected version of pamphlet

Free format text: PAGES 1/4-4/4, DRAWINGS, REPLACED BY NEW PAGES 1/4-4/4; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

NENP Non-entry into the national phase

Ref country code: JP