WO2002023355A3 - Buffer to multiple memory interface - Google Patents

Buffer to multiple memory interface Download PDF

Info

Publication number
WO2002023355A3
WO2002023355A3 PCT/US2001/029378 US0129378W WO0223355A3 WO 2002023355 A3 WO2002023355 A3 WO 2002023355A3 US 0129378 W US0129378 W US 0129378W WO 0223355 A3 WO0223355 A3 WO 0223355A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
buffer
chipset
interface
sub
Prior art date
Application number
PCT/US2001/029378
Other languages
French (fr)
Other versions
WO2002023355A2 (en
WO2002023355A8 (en
Inventor
Randy M Bonella
John Halbert
Michael Williams
Chung Lam
James Dodd
Original Assignee
Intel Corp
Randy M Bonella
John Halbert
Michael Williams
Chung Lam
James Dodd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Randy M Bonella, John Halbert, Michael Williams, Chung Lam, James Dodd filed Critical Intel Corp
Priority to AU2001289140A priority Critical patent/AU2001289140A1/en
Priority to KR10-2003-7003794A priority patent/KR100509007B1/en
Publication of WO2002023355A2 publication Critical patent/WO2002023355A2/en
Publication of WO2002023355A3 publication Critical patent/WO2002023355A3/en
Publication of WO2002023355A8 publication Critical patent/WO2002023355A8/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

Providing electrical isolation between the chipset and the memory data is disclosed. The disclosure includes providing at least on e buffer in a memory interface between a chipset and memory modules. Each memory module includes a plurality of memory ranks. The at least one buffer allows the memory interface to be split into first and second subinterfaces. The first sub-interface is between the chipset and the buffer. The second sub-interface is between the buffer and the memory modules. The method also includes interleaving output of the memory ranks in the memory modules, and configuring the at least one buffer to properly latch data being transferred between the chipset and the memory modules. The first and second sub-interfaces operate independently but in synchronization with each other.
PCT/US2001/029378 2000-09-18 2001-09-18 Buffer to multiple memory interface WO2002023355A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2001289140A AU2001289140A1 (en) 2000-09-18 2001-09-18 Buffer to multiple memory interface
KR10-2003-7003794A KR100509007B1 (en) 2000-09-18 2001-09-18 Buffer to multiple memory interface

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/664,985 2000-09-18
US09/664,985 US6553450B1 (en) 2000-09-18 2000-09-18 Buffer to multiply memory interface

Publications (3)

Publication Number Publication Date
WO2002023355A2 WO2002023355A2 (en) 2002-03-21
WO2002023355A3 true WO2002023355A3 (en) 2002-08-22
WO2002023355A8 WO2002023355A8 (en) 2003-02-13

Family

ID=24668245

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/029378 WO2002023355A2 (en) 2000-09-18 2001-09-18 Buffer to multiple memory interface

Country Status (6)

Country Link
US (1) US6553450B1 (en)
KR (1) KR100509007B1 (en)
CN (1) CN100337282C (en)
AU (1) AU2001289140A1 (en)
TW (1) TW539948B (en)
WO (1) WO2002023355A2 (en)

Families Citing this family (112)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6643752B1 (en) * 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US7363422B2 (en) * 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US7010642B2 (en) * 2000-01-05 2006-03-07 Rambus Inc. System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
US7356639B2 (en) * 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US7404032B2 (en) * 2000-01-05 2008-07-22 Rambus Inc. Configurable width buffered module having switch elements
US20050010737A1 (en) * 2000-01-05 2005-01-13 Fred Ware Configurable width buffered module having splitter elements
US6820163B1 (en) 2000-09-18 2004-11-16 Intel Corporation Buffering data transfer between a chipset and memory modules
US6697888B1 (en) * 2000-09-29 2004-02-24 Intel Corporation Buffering and interleaving data transfer between a chipset and memory modules
US6889335B2 (en) * 2001-04-07 2005-05-03 Hewlett-Packard Development Company, L.P. Memory controller receiver circuitry with tri-state noise immunity
US6678811B2 (en) * 2001-04-07 2004-01-13 Hewlett-Packard Development Company, L.P. Memory controller with 1X/MX write capability
US6633965B2 (en) * 2001-04-07 2003-10-14 Eric M. Rentschler Memory controller with 1×/M× read capability
US7110400B2 (en) * 2002-04-10 2006-09-19 Integrated Device Technology, Inc. Random access memory architecture and serial interface with continuous packet handling capability
KR100585099B1 (en) * 2003-08-13 2006-05-30 삼성전자주식회사 Stacked memory module and memoey system
DE102004039806B4 (en) * 2003-08-13 2009-05-07 Samsung Electronics Co., Ltd., Suwon memory module
JP2005190036A (en) * 2003-12-25 2005-07-14 Hitachi Ltd Storage controller and control method for storage controller
US8250295B2 (en) 2004-01-05 2012-08-21 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
US20080228996A1 (en) * 2004-01-20 2008-09-18 Trek 2000 International Ltd. Portable Data Storage Device Using Multiple Memory Devices
KR101022473B1 (en) * 2004-02-13 2011-03-15 삼성전자주식회사 Memory bank interleaving method and apparatus in the multi-layer bus system
US7916574B1 (en) 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US7289386B2 (en) * 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US7532537B2 (en) * 2004-03-05 2009-05-12 Netlist, Inc. Memory module with a circuit providing load isolation and memory domain translation
US7254654B1 (en) * 2004-04-01 2007-08-07 Emc Corporation Split-FIFO multi-station data transfer system
US20060036826A1 (en) * 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier
US7296129B2 (en) * 2004-07-30 2007-11-13 International Business Machines Corporation System, method and storage medium for providing a serialized memory interface with a bus repeater
US7539800B2 (en) * 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
US7224595B2 (en) 2004-07-30 2007-05-29 International Business Machines Corporation 276-Pin buffered memory module with enhanced fault tolerance
US7389375B2 (en) * 2004-07-30 2008-06-17 International Business Machines Corporation System, method and storage medium for a multi-mode memory buffer device
US7395476B2 (en) * 2004-10-29 2008-07-01 International Business Machines Corporation System, method and storage medium for providing a high speed test interface to a memory subsystem
US7441060B2 (en) * 2004-10-29 2008-10-21 International Business Machines Corporation System, method and storage medium for providing a service interface to a memory system
US7512762B2 (en) * 2004-10-29 2009-03-31 International Business Machines Corporation System, method and storage medium for a memory subsystem with positional read data latency
US20060095620A1 (en) * 2004-10-29 2006-05-04 International Business Machines Corporation System, method and storage medium for merging bus data in a memory subsystem
US7356737B2 (en) * 2004-10-29 2008-04-08 International Business Machines Corporation System, method and storage medium for testing a memory module
US7277988B2 (en) * 2004-10-29 2007-10-02 International Business Machines Corporation System, method and storage medium for providing data caching and data compression in a memory subsystem
US7331010B2 (en) * 2004-10-29 2008-02-12 International Business Machines Corporation System, method and storage medium for providing fault detection and correction in a memory subsystem
US7305574B2 (en) * 2004-10-29 2007-12-04 International Business Machines Corporation System, method and storage medium for bus calibration in a memory subsystem
US7299313B2 (en) * 2004-10-29 2007-11-20 International Business Machines Corporation System, method and storage medium for a memory subsystem command interface
US20060164909A1 (en) * 2005-01-24 2006-07-27 International Business Machines Corporation System, method and storage medium for providing programmable delay chains for a memory system
KR101331569B1 (en) * 2005-04-21 2013-11-21 바이올린 메모리 인코포레이티드 Interconnection System
US8452929B2 (en) * 2005-04-21 2013-05-28 Violin Memory Inc. Method and system for storage of data in non-volatile media
US9286198B2 (en) 2005-04-21 2016-03-15 Violin Memory Method and system for storage of data in non-volatile media
US8112655B2 (en) * 2005-04-21 2012-02-07 Violin Memory, Inc. Mesosynchronous data bus apparatus and method of data transmission
US9384818B2 (en) 2005-04-21 2016-07-05 Violin Memory Memory power management
US9582449B2 (en) 2005-04-21 2017-02-28 Violin Memory, Inc. Interconnection system
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US7580312B2 (en) * 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
WO2007002324A2 (en) * 2005-06-24 2007-01-04 Metaram, Inc. An integrated memory core and memory interface circuit
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US8077535B2 (en) * 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US7472220B2 (en) * 2006-07-31 2008-12-30 Metaram, Inc. Interface circuit system and method for performing power management operations utilizing power management signals
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
GB2444663B (en) 2005-09-02 2011-12-07 Metaram Inc Methods and apparatus of stacking drams
US7464225B2 (en) * 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
CN100357870C (en) * 2005-10-28 2007-12-26 中国人民解放军国防科学技术大学 Method of proceeding access multikind storage on chip select outer unibus
US7478259B2 (en) * 2005-10-31 2009-01-13 International Business Machines Corporation System, method and storage medium for deriving clocks in a memory system
US7685392B2 (en) 2005-11-28 2010-03-23 International Business Machines Corporation Providing indeterminate read data latency in a memory system
US7477526B1 (en) 2005-12-29 2009-01-13 Co Ramon S Branching fully-buffered memory-module with two downlink and one uplink ports
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7389381B1 (en) 2006-04-05 2008-06-17 Co Ramon S Branching memory-bus module with multiple downlink ports to standard fully-buffered memory modules
US7640386B2 (en) * 2006-05-24 2009-12-29 International Business Machines Corporation Systems and methods for providing memory modules with multiple hub devices
KR100765786B1 (en) 2006-06-12 2007-10-12 삼성전자주식회사 Flash memory system, host system for programming and program method thereof
US20080028135A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. Multiple-component memory interface system and method
US7724589B2 (en) * 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US7493439B2 (en) * 2006-08-01 2009-02-17 International Business Machines Corporation Systems and methods for providing performance monitoring in a memory system
US7669086B2 (en) * 2006-08-02 2010-02-23 International Business Machines Corporation Systems and methods for providing collision detection in a memory system
US7587559B2 (en) * 2006-08-10 2009-09-08 International Business Machines Corporation Systems and methods for memory module power management
US7870459B2 (en) * 2006-10-23 2011-01-11 International Business Machines Corporation High density high reliability memory module with power gating and a fault tolerant address and command bus
US8028186B2 (en) 2006-10-23 2011-09-27 Violin Memory, Inc. Skew management in an interconnection system
US7477522B2 (en) * 2006-10-23 2009-01-13 International Business Machines Corporation High density high reliability memory module with a fault tolerant address and command bus
WO2008057557A2 (en) 2006-11-06 2008-05-15 Rambus Inc. Memory system supporting nonvolatile physical memory
US7721140B2 (en) * 2007-01-02 2010-05-18 International Business Machines Corporation Systems and methods for improving serviceability of a memory system
US7603526B2 (en) * 2007-01-29 2009-10-13 International Business Machines Corporation Systems and methods for providing dynamic memory pre-fetch
US8143720B2 (en) 2007-02-06 2012-03-27 Rambus Inc. Semiconductor module with micro-buffers
EP3279798B1 (en) 2007-03-30 2020-07-29 Rambus Inc. System including hierarchical memory modules having different types of integrated circuit memory devices
US7508723B2 (en) * 2007-05-24 2009-03-24 Entorian Technologies, Lp Buffered memory device
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US20090119114A1 (en) * 2007-11-02 2009-05-07 David Alaniz Systems and Methods for Enabling Customer Service
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US8417870B2 (en) * 2009-07-16 2013-04-09 Netlist, Inc. System and method of increasing addressable memory space on a memory board
US8161219B2 (en) * 2008-09-30 2012-04-17 Qimonda Ag Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed
JP2010282510A (en) * 2009-06-05 2010-12-16 Elpida Memory Inc Memory module
EP2441007A1 (en) 2009-06-09 2012-04-18 Google, Inc. Programming of dimm termination resistance values
KR101093620B1 (en) 2009-06-29 2011-12-15 주식회사 하이닉스반도체 Memory device having a NAND flash memory and read operation method thereof, Memory device having a NAND flash memory
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
KR101671334B1 (en) 2010-07-27 2016-11-02 삼성전자주식회사 Non volatile memory apparatus and data controlling method thereof
KR101796116B1 (en) 2010-10-20 2017-11-10 삼성전자 주식회사 Semiconductor device, memory module and memory system having the same and operating method thereof
CN105706064B (en) 2013-07-27 2019-08-27 奈特力斯股份有限公司 With the local memory modules synchronized respectively
US10679722B2 (en) 2016-08-26 2020-06-09 Sandisk Technologies Llc Storage system with several integrated components and method for use therewith

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0691617A2 (en) * 1994-07-05 1996-01-10 Monolithic System Technology, Inc. Directional asymmetric signal swing bus system for circuit module architecture
US5757712A (en) * 1996-07-12 1998-05-26 International Business Machines Corporation Memory modules with voltage regulation and level translation
US5828892A (en) * 1996-02-27 1998-10-27 Mitsubishi Denki Kabushiki Kaisha Memory cards capable of operating with more than one power supply voltage
WO1999030240A1 (en) * 1997-12-05 1999-06-17 Intel Corporation Memory system including a memory module having a memory module controller
US5926838A (en) * 1997-03-19 1999-07-20 Micron Electronics Interface for high speed memory
JP2000231784A (en) * 1999-02-10 2000-08-22 Nec Gumma Ltd Memory conversion board
US20010052057A1 (en) * 2000-06-12 2001-12-13 Jiin Lai Buffer for varying data access speed and system applying the same

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5572691A (en) * 1993-04-21 1996-11-05 Gi Corporation Apparatus and method for providing multiple data streams from stored data using dual memory buffers
US5768624A (en) * 1996-02-28 1998-06-16 Opti Inc. Method and apparatus for employing ping-pong buffering with one level deep buffers for fast DRAM access

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0691617A2 (en) * 1994-07-05 1996-01-10 Monolithic System Technology, Inc. Directional asymmetric signal swing bus system for circuit module architecture
US5828892A (en) * 1996-02-27 1998-10-27 Mitsubishi Denki Kabushiki Kaisha Memory cards capable of operating with more than one power supply voltage
US5757712A (en) * 1996-07-12 1998-05-26 International Business Machines Corporation Memory modules with voltage regulation and level translation
US5926838A (en) * 1997-03-19 1999-07-20 Micron Electronics Interface for high speed memory
WO1999030240A1 (en) * 1997-12-05 1999-06-17 Intel Corporation Memory system including a memory module having a memory module controller
JP2000231784A (en) * 1999-02-10 2000-08-22 Nec Gumma Ltd Memory conversion board
US20010052057A1 (en) * 2000-06-12 2001-12-13 Jiin Lai Buffer for varying data access speed and system applying the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 11 3 January 2001 (2001-01-03) *

Also Published As

Publication number Publication date
CN100337282C (en) 2007-09-12
WO2002023355A2 (en) 2002-03-21
US6553450B1 (en) 2003-04-22
AU2001289140A1 (en) 2002-03-26
KR20030033064A (en) 2003-04-26
TW539948B (en) 2003-07-01
CN1475013A (en) 2004-02-11
KR100509007B1 (en) 2005-08-18
WO2002023355A8 (en) 2003-02-13

Similar Documents

Publication Publication Date Title
WO2002023355A3 (en) Buffer to multiple memory interface
WO2002023353A3 (en) Apparatus for implementing a buffered daisy-chain ring connection between a memory controller and memory modules
WO2002023550A3 (en) Apparatus for implementing a buffered daisy-chain connection between a memory controller and memory modules
AU2001279145A1 (en) Modular memory device
WO2002050700A3 (en) Processor architecture
DK1141804T3 (en) Control device for a computer, use of a control device, computer comprising a control device, and method for connecting and disconnecting devices in a computer
GB2382428B (en) System and method for configuring a storage area network
WO2001054350A3 (en) System and method for modeling communication networks
WO2004095298A3 (en) Method and apparatus for detecting memory device interface
TW357488B (en) Glitch-free clock enable circuit and method for providing a glitch-free clock signal
IL155468A0 (en) Method of assembly of six color inkjet modular printhead
WO2007113766A3 (en) Method and system for i2c clock generation
WO2008063251A3 (en) Memory circuit system and method
IL174276A0 (en) Configurable controller
CA2218458A1 (en) Method and apparatus for design verification using emulation and simulation
WO2002019623A3 (en) A home network system and method
ATE437476T1 (en) CELL ARRANGEMENT WITH SEGMENTED INTERCELL STRUCTURE
WO2008060520A3 (en) Apparatus and methods for connecting multiple photovoltaic modules
WO2008042116A3 (en) Apparatus, system, and method for sharing output contacts across multiple relays
TW429347B (en) High-speed data transfer system including plurality of memory module and controller
AU6562300A (en) Electrical insulation device with optocoupler for bidirectional connecting lines
WO2000036517A3 (en) Interface tap for 1394-enabled serial bus device
CN110413702A (en) Heterogeneous database intranet and extranet synchronous method, apparatus and system
LU90437B1 (en) Sensor device and method for querying a sensor device
WO2002050671A3 (en) Rapid development in a distributed application environment

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WR Later publication of a revised version of an international search report
WWE Wipo information: entry into national phase

Ref document number: 1020037003794

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020037003794

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 01819138X

Country of ref document: CN

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
WWG Wipo information: grant in national office

Ref document number: 1020037003794

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: JP