WO2002033899A3 - Scalable interconnect structure utilizing quality-of-service handling - Google Patents

Scalable interconnect structure utilizing quality-of-service handling Download PDF

Info

Publication number
WO2002033899A3
WO2002033899A3 PCT/US2001/050542 US0150542W WO0233899A3 WO 2002033899 A3 WO2002033899 A3 WO 2002033899A3 US 0150542 W US0150542 W US 0150542W WO 0233899 A3 WO0233899 A3 WO 0233899A3
Authority
WO
WIPO (PCT)
Prior art keywords
level
data
nodes
interconnect structure
interconnect
Prior art date
Application number
PCT/US2001/050542
Other languages
French (fr)
Other versions
WO2002033899A2 (en
Inventor
Coke S Reed
John E Hess
Original Assignee
Interactic Holdings Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Interactic Holdings Llc filed Critical Interactic Holdings Llc
Priority to JP2002536776A priority Critical patent/JP2004531099A/en
Priority to MXPA03003526A priority patent/MXPA03003526A/en
Priority to CA002426386A priority patent/CA2426386A1/en
Priority to EP01987984A priority patent/EP1400068A2/en
Priority to AU2002231303A priority patent/AU2002231303A1/en
Publication of WO2002033899A2 publication Critical patent/WO2002033899A2/en
Publication of WO2002033899A3 publication Critical patent/WO2002033899A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5651—Priority, marking, classes

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

An interconnect structure and method of communicating messages on the interconnect structure assists high priority messages to travel through the interconnect structure at a faster rate than normal or low priority messages. An interconnect structure includes a plurality of nodes with a plurality of interconnect lines selectively coupling the nodes in a hierarchical multiple-level structure. Data moves from an uppermost source level to a lowermost destination level. Nodes in the structure are arranged in columns and levels. Nodes in the structure are arranged in columns and levels. Data wormholes through the structure and, in a given time-step, data always moves from onee column to an adjacent column and while remaining on the same level or moving down to a lower level. When data moves down a level, an additional bit of the target output is fixed so data exiting from the bottom of the structure arrives at the proper target output port.
PCT/US2001/050542 2000-10-19 2001-10-19 Scalable interconnect structure utilizing quality-of-service handling WO2002033899A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2002536776A JP2004531099A (en) 2000-10-19 2001-10-19 Scalable interconnect structure using quality of service handling
MXPA03003526A MXPA03003526A (en) 2000-10-19 2001-10-19 Scaleable interconnect structure utilizing quality-of-service handling.
CA002426386A CA2426386A1 (en) 2000-10-19 2001-10-19 Scaleable interconnect structure utilizing quality-of-service handling
EP01987984A EP1400068A2 (en) 2000-10-19 2001-10-19 Scalable interconnect structure utilizing quality-of-service handling
AU2002231303A AU2002231303A1 (en) 2000-10-19 2001-10-19 Scalable interconnect structure utilizing quality-of-service handling

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/693,358 US7016363B1 (en) 2000-10-19 2000-10-19 Scaleable interconnect structure utilizing quality-of-service handling
US09/693,358 2000-10-19

Publications (2)

Publication Number Publication Date
WO2002033899A2 WO2002033899A2 (en) 2002-04-25
WO2002033899A3 true WO2002033899A3 (en) 2004-01-08

Family

ID=24784324

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/050542 WO2002033899A2 (en) 2000-10-19 2001-10-19 Scalable interconnect structure utilizing quality-of-service handling

Country Status (8)

Country Link
US (1) US7016363B1 (en)
EP (1) EP1400068A2 (en)
JP (1) JP2004531099A (en)
CN (1) CN1535520A (en)
AU (1) AU2002231303A1 (en)
CA (1) CA2426386A1 (en)
MX (1) MXPA03003526A (en)
WO (1) WO2002033899A2 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060171386A1 (en) * 2004-09-01 2006-08-03 Interactic Holdings, Llc Means and apparatus for a scaleable congestion free switching system with intelligent control III
US7609966B2 (en) 2005-02-18 2009-10-27 Fujitsu Limited Method and system for time-sharing transmission frequencies in an optical network
US7466917B2 (en) * 2005-03-15 2008-12-16 Fujitsu Limited Method and system for establishing transmission priority for optical light-trails
US7515828B2 (en) * 2005-03-15 2009-04-07 Fujitsu Limited System and method for implementing optical light-trails
US7616891B2 (en) * 2005-03-30 2009-11-10 Fujitsu Limited System and method for transmission and reception of traffic in optical light-trails
US7787763B2 (en) * 2005-04-04 2010-08-31 Fujitsu Limited System and method for protecting optical light-trails
US7457540B2 (en) * 2005-04-29 2008-11-25 Fujitsu Limited System and method for shaping traffic in optical light-trails
US7499465B2 (en) * 2005-07-19 2009-03-03 Fujitsu Limited Heuristic assignment of light-trails in an optical network
US7590353B2 (en) * 2005-08-31 2009-09-15 Fujitsu Limited System and method for bandwidth allocation in an optical light-trail
US7697529B2 (en) 2006-02-28 2010-04-13 Cisco Technology, Inc. Fabric channel control apparatus and method
US7801034B2 (en) * 2006-04-28 2010-09-21 Fujitsu Limited System and method for bandwidth allocation in an optical light-trail
US8437352B2 (en) * 2006-05-30 2013-05-07 Broadcom Corporation Method and system for power control based on application awareness in a packet network switch
US8458338B2 (en) * 2007-06-15 2013-06-04 Nec Corporation Address translation device and address translation method
FR2942363B1 (en) * 2009-02-13 2016-11-25 Continental Automotive France METHOD OF COMMUNICATION BETWEEN TWO AUTOMOTIVE ELECTRONIC COMPUTERS AND ASSOCIATED DEVICE
TWI423129B (en) 2011-01-31 2014-01-11 Acer Inc Pipeline network device and related data transmission method
CN111245740B (en) * 2019-11-19 2022-06-28 华为云计算技术有限公司 Service quality strategy method and device for configuration service and computing equipment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997004399A2 (en) * 1995-07-21 1997-02-06 Reed Coke S Multiple level minimum logic network
US5617413A (en) * 1993-08-18 1997-04-01 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Scalable wrap-around shuffle exchange network with deflection routing

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5377182A (en) * 1993-08-18 1994-12-27 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Non-blocking crossbar permutation engine with constant routing latency
US5831975A (en) * 1996-04-04 1998-11-03 Lucent Technologies Inc. System and method for hierarchical multicast routing in ATM networks
US6289021B1 (en) * 1997-01-24 2001-09-11 Interactic Holdings, Llc Scaleable low-latency switch for usage in an interconnect structure
US6754207B1 (en) * 1998-01-20 2004-06-22 Interactic Holdings, Llc Multiple-path wormhole interconnect
US6687253B1 (en) * 2000-10-19 2004-02-03 Interactic Holdings, Llc Scaleable wormhole-routing concentrator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5617413A (en) * 1993-08-18 1997-04-01 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Scalable wrap-around shuffle exchange network with deflection routing
WO1997004399A2 (en) * 1995-07-21 1997-02-06 Reed Coke S Multiple level minimum logic network

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
VARVARIGOS E A ET AL: "PERFORMANCE OF HYPERCUBE ROUTING SCHEMES WITH OR WITHOUT BUFFERING", IEEE / ACM TRANSACTIONS ON NETWORKING, IEEE INC. NEW YORK, US, vol. 2, no. 3, 1 June 1994 (1994-06-01), pages 299 - 311, XP000464505, ISSN: 1063-6692 *

Also Published As

Publication number Publication date
CN1535520A (en) 2004-10-06
WO2002033899A2 (en) 2002-04-25
EP1400068A2 (en) 2004-03-24
US7016363B1 (en) 2006-03-21
CA2426386A1 (en) 2002-04-25
JP2004531099A (en) 2004-10-07
MXPA03003526A (en) 2004-01-27
AU2002231303A1 (en) 2002-04-29

Similar Documents

Publication Publication Date Title
WO2002033899A3 (en) Scalable interconnect structure utilizing quality-of-service handling
JP2008537265A5 (en)
WO2005024644A3 (en) Integrated data processing circuit with a plurality of programmable processors
DE60136478D1 (en) CHSTABEN.
EP1051001A3 (en) Controlled access ATM switch
KR970030762A (en) Variable Logic Integrated Circuit
WO2005043328A3 (en) Highly parallel switching systems utilizing error correction
WO2003100786A3 (en) Serially sensing the output of multilevel cell arrays
CN105471749B (en) The exponent number flexibly extensive interconnection network topological structure of low diameter and method for routing
WO2002003459A3 (en) High-speed low-power semiconductor memory architecture
CA2330413A1 (en) Large-scale network management using distributed autonomous agents
WO2005008725A3 (en) Nested voltage island architecture
AU2003293638A1 (en) Method for the creation of a bit stream from an indexing tree
CA2409541A1 (en) Limited slip differential
TWI427639B (en) Metal line layout in a memory cell
WO2000052826A3 (en) Interconnection and input/output resources for programmable logic integrated circuit devices
US6486519B2 (en) Semiconductor memory device with reduce coupling capacitance
EP1278198A3 (en) Semiconductor memory device
AU2002368461A1 (en) Method and device for designing a data network
WO2008102474A1 (en) Pattern matching method and program
WO2002034004A3 (en) Scaleable wormhole-routing concentrator
WO2004031955A3 (en) Method for regulating access to data in at least one data storage device in a system consisting of several individual systems
US8341585B2 (en) Skewed placement grid for very large scale integrated circuits
FR2829278A1 (en) Column/ordered memory cell network having memory word/bit line connected with two adjacent columns separating and memory cells two same order adjacent columns different word lines connected.
Jeong et al. High throughput systolic memory architecture using three directional dataflows

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: PA/a/2003/003526

Country of ref document: MX

Ref document number: 2002536776

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2426386

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2001987984

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 018200842

Country of ref document: CN

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2001987984

Country of ref document: EP