WO2002037244A3 - Indicator unit for computer system - Google Patents

Indicator unit for computer system

Info

Publication number
WO2002037244A3
WO2002037244A3 PCT/US2001/042858 US0142858W WO0237244A3 WO 2002037244 A3 WO2002037244 A3 WO 2002037244A3 US 0142858 W US0142858 W US 0142858W WO 0237244 A3 WO0237244 A3 WO 0237244A3
Authority
WO
WIPO (PCT)
Prior art keywords
indicator unit
computer system
processors
subcomponents
indicator
Prior art date
Application number
PCT/US2001/042858
Other languages
French (fr)
Other versions
WO2002037244A2 (en
Inventor
Robert Lopez
Original Assignee
Loudcloud Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Loudcloud Inc filed Critical Loudcloud Inc
Priority to AU2002216652A priority Critical patent/AU2002216652A1/en
Publication of WO2002037244A2 publication Critical patent/WO2002037244A2/en
Publication of WO2002037244A3 publication Critical patent/WO2002037244A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/18—Packaging or power distribution
    • G06F1/181—Enclosures

Abstract

A processing unit, comprising a plurality of processors, each having a plurality of subcomponents. An indicator unit located between each of the plurality of processors is able to convey whether the processor or its respective subcomponents are operating properly by displaying at a front portion of the indicator unit predetermined signals.
PCT/US2001/042858 2000-10-31 2001-10-30 Indicator unit for computer system WO2002037244A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002216652A AU2002216652A1 (en) 2000-10-31 2001-10-30 Indicator unit for computer system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69956500A 2000-10-31 2000-10-31
US09/699,565 2000-10-31

Publications (2)

Publication Number Publication Date
WO2002037244A2 WO2002037244A2 (en) 2002-05-10
WO2002037244A3 true WO2002037244A3 (en) 2003-03-13

Family

ID=24809892

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/042858 WO2002037244A2 (en) 2000-10-31 2001-10-30 Indicator unit for computer system

Country Status (2)

Country Link
AU (1) AU2002216652A1 (en)
WO (1) WO2002037244A2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2854469B1 (en) * 1978-12-16 1980-07-10 Boyko Strey Indicator lights for control rooms
US5909584A (en) * 1997-08-15 1999-06-01 Compaq Computer Corp. Power interlock with fault indicators for computer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2854469B1 (en) * 1978-12-16 1980-07-10 Boyko Strey Indicator lights for control rooms
US5909584A (en) * 1997-08-15 1999-06-01 Compaq Computer Corp. Power interlock with fault indicators for computer system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Netra t1 User and Administration Guide", June 2000, SUN MICROSYSTEMS, PALO ALTO, XP002219068 *

Also Published As

Publication number Publication date
AU2002216652A1 (en) 2002-05-15
WO2002037244A2 (en) 2002-05-10

Similar Documents

Publication Publication Date Title
FR2807003B1 (en) MULTIPROCESSOR CONTROL SYSTEM FOR CYCLES, FOR EXAMPLE COMPETITION BICYCLES
WO2006039162A3 (en) Sharing monitored cache lines across multiple cores
AU7713700A (en) Signal processor with fast field reconfigurable datapath, data address unit, andprogram sequencer
GB2354615A (en) Computer processor with a replay system
GB0006319D0 (en) Computer signal transmission system
IL140267A0 (en) Dual processor trusted computing environment
TW200712841A (en) Processor configuration architecture of multi-processor system
CA2541362A1 (en) Elevator control apparatus
AU5133799A (en) Out-of-order snooping for multiprocessor computer systems
DE10195871T1 (en) Messaging system for computers
NO20015312L (en) Blood processor control system
MY139634A (en) Method and system to order memory operations
NO20055160L (en) First-out shutdown tracking for reformer control system
AU2002343180A8 (en) Data processing system having multiple processors
FR2813679B1 (en) MULTIPROCESS COMPUTING SYSTEM
WO2002037244A3 (en) Indicator unit for computer system
EP1387258A3 (en) Processor-processor synchronization
AU2003291537A1 (en) Signal processing system
WO2001050216A3 (en) Communication bus for a multi-processor system
WO2002037270A3 (en) Hardware loops
EP1710542A3 (en) Systems and methods for decoding a signal
WO2005022387A3 (en) Circuit arrangement and method for supporting and monitoring a microcontroller
EP1546178A4 (en) Adenoviral va1 pol iii expression system for rna expression
AU2001279076A1 (en) Computer gaming system
NL1008768A1 (en) Signal processing circuit.

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP