WO2002041086A9 - Control system methods and apparatus for inductive communication across an isolation barrier - Google Patents
Control system methods and apparatus for inductive communication across an isolation barrierInfo
- Publication number
- WO2002041086A9 WO2002041086A9 PCT/US2001/047308 US0147308W WO0241086A9 WO 2002041086 A9 WO2002041086 A9 WO 2002041086A9 US 0147308 W US0147308 W US 0147308W WO 0241086 A9 WO0241086 A9 WO 0241086A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- confrol
- fsk
- pwm
- modulator
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 67
- 238000002955 isolation Methods 0.000 title claims abstract description 64
- 230000004888 barrier function Effects 0.000 title claims abstract description 49
- 230000001939 inductive effect Effects 0.000 title abstract description 12
- 238000004891 communication Methods 0.000 title description 30
- 238000012546 transfer Methods 0.000 claims abstract description 38
- 230000008569 process Effects 0.000 claims description 25
- 230000007613 environmental effect Effects 0.000 claims description 18
- 238000004519 manufacturing process Methods 0.000 claims description 13
- 230000000694 effects Effects 0.000 claims description 9
- 238000004886 process control Methods 0.000 claims description 9
- 230000009977 dual effect Effects 0.000 description 95
- 230000005540 biological transmission Effects 0.000 description 23
- 230000015654 memory Effects 0.000 description 18
- 230000002093 peripheral effect Effects 0.000 description 18
- 238000012360 testing method Methods 0.000 description 15
- 230000006870 function Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 238000009432 framing Methods 0.000 description 8
- 230000007246 mechanism Effects 0.000 description 6
- 230000007704 transition Effects 0.000 description 6
- 102100040565 Dynein light chain 1, cytoplasmic Human genes 0.000 description 5
- 101000966403 Homo sapiens Dynein light chain 1, cytoplasmic Proteins 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 5
- 238000002485 combustion reaction Methods 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 4
- 238000001514 detection method Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 230000004224 protection Effects 0.000 description 3
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 229920005994 diacetyl cellulose Polymers 0.000 description 2
- 238000013507 mapping Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000003245 coal Substances 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- HDRXZJPWHTXQRI-BHDTVMLSSA-N diltiazem hydrochloride Chemical compound [Cl-].C1=CC(OC)=CC=C1[C@H]1[C@@H](OC(C)=O)C(=O)N(CC[NH+](C)C)C2=CC=CC=C2S1 HDRXZJPWHTXQRI-BHDTVMLSSA-N 0.000 description 1
- 210000005069 ears Anatomy 0.000 description 1
- 238000002592 echocardiography Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 239000000446 fuel Substances 0.000 description 1
- 238000012812 general test Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 235000013372 meat Nutrition 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000011867 re-evaluation Methods 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 235000002020 sage Nutrition 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H04B5/75—
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
- G01D21/00—Measuring or testing not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K11/00—Transforming types of modulations, e.g. position-modulated pulses into duration-modulated pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0266—Arrangements for providing Galvanic isolation, e.g. by means of magnetic or capacitive coupling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4902—Pulse width modulation; Pulse position modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
Definitions
- the invention relates to control systems and, more particularly, to methods and apparatus for transferring information across an isolation barrier between control devices such as, by way of non- limiting example, field devices and the systems that monitor and/or control them.
- the invention has application in the exchange of data/control signals in process, industrial, environmental and other control systems.
- control and “control systems” refer to the control of a device or system by monitoring one or more of its characteristics. This is used to insure that output, processing, quality and/or efficiency remain within desired parameters over the course of time.
- digital data processing or other automated apparatus monitor a device, process or system and automatically adjust its operational parameters.
- such apparatus monitor the device, process or system and display alarms or other indicia of its characteristics, leaving responsibility for adjustment to the operator.
- Control is used in a number of fields.
- Process control for example, is typically employed in the manufacturing sector for process, repetitive and discrete manufactures, though, it also has wide application in utility and other service industries.
- Environmental control finds application in residential, commercial, institutional and industrial settings, where temperature and other environmental factors must be properly maintained.
- Control is also used in articles of manufacture, from toasters to aircraft, to monitor and control device operation.
- Modem day control systems typically include a combination of field devices, control devices, workstations and, sometimes, more powerful digital data processors.
- Field devices are the "eyes, ears and hands" of the control system. They include the temperature, flow and other sensors that are installed on or in the process equipment to measure its characteristics. They also include positioners and other actuators that move or adjust the equipment settings to effect control.
- Controllers generate settings for the control devices based on measurements from sensor type field devices. Controller operation is typically based on a "control algorithm" that maintains a controlled system at a desired level, or drives it to that level, by minimizing differences between the values measured by the sensors and, for example, a setpoint defined by the operator.
- Workstations, control stations and the like are typically used to configure and monitor the process as a whole. They are often also used to execute higher-levels of process control, e.g., coordinating groups of control devices and responding to alarm conditions occurring within them.
- a workstation coordinates control devices that actuate conveyors, valves, and the like, to move coal or other fuels to a combustion chamber.
- the workstation also configures and monitors the control devices that maintain the dampers to control the level of combustion.
- the latter operate, for example, by comparing in the temperature of the combustion chamber with a desired setpoint. If the chamber temperature is too low, the control algorithm may call for incrementally opening the dampers, thereby, increasing combustion activity and driving the temperature upwards. As the temperature approaches the desired setpoint, the algorithm incrementally levels the dampers to maintain the combustion level.
- the field devices, control devices, workstations and other control-related that make up a process control system are typically connected by a hierarchy of communications lines. Ever increasingly, these are Ethernet or other IP network connections, though various buses are still in use, especially linking field devices to their control devices. Regardless, the field devices are typically electrically isolated from the rest of the control system. In the case of the electric power plant, for example, this is necessary to prevent harm to the control devices, workstations and other plant equipment — not to mention the plant personnel — from the high voltages and currents existing where the power is actually generated. The reverse is likewise true: static discharges or standard line voltages present in the plant control room could knock out field devices, or worse, if circuited back to the power-generating equipment.
- Transformer-based isolation has several advantages over competing mechanisms. Among these are lower cost, durability and reliability. However, when utilizing conventional circuits such as shown in Figure 1 , the bandwidth of the data transfers is limited — unless resort is had to unduly large transformers. This can be problematic in applications where power or physical space are limited.
- An object of this invention is to provide improved methods and apparatus for communication across an isolation barrier.
- a more particular object is to provide such methods and apparatus as are based on inductive transfer across the barrier and are suitable for use with process, industrial, environmental and other control systems.
- Another object of the invention is to provide such methods and apparatus as are suited for use in transferring information between control devices that normally rely on analog signaling, such as the industry standard FoxCommTM and HARTTM protocols, to communicate control, data and other information signals.
- a further object of the invention is to provide such methods and apparatus as can be implemented with minimum consumption of power and minimum use of physical space.
- a related object is to provide such methods and apparatus as do not generate undue heat.
- Still yet a further object is to provide such methods as can be implemented at low cost, using existing off-the-shelf technologies.
- the apparatus has a modulator that generates a pulse width modulated (PWM) signal from a frequency shift keying (FSK), or other frequency modulated (FM) signal, containing information being transferred by a first control device, e.g., a controller.
- PWM pulse width modulated
- FSK frequency shift keying
- FM frequency modulated
- a transformer or other such circuit element inductively transfers the PWM signal across the isolation barrier, where it is demodulated to analog form for application to a second control device, e.g., a field device (or controller)
- the PWM signal is generated from an FSK signal output by a modem, e.g., that is coupled to a control device (such as a controller) generating information to be transferred.
- a modem e.g., that is coupled to a control device (such as a controller) generating information to be transferred.
- a control device such as a controller
- Such an FSK signal can be compatible with a FoxCommTM , HARTTM or other industry standard or proprietary FSK or FM protocol.
- Still further aspects of the invention provide apparatus as described above in which the PWM signal is demodulated by a low pass filter.
- a filter can be constructed, for example, using an resistor capacitor (RC) circuit.
- a buffer is utilized, according to related aspects of the invention, to modify the impedance of the RC circuit for output to the field device.
- digital signals representing command and data output by a controller are converted to analog FSK form by a modem.
- the analog signal is applied to a pulse width modulator that generates a fixed-frequency PWM signal having pulses whose widths vary in accord with the amplitude of the FSK signal and, therefore, in accord with the controller output.
- the P WM signal is carried over the isolation barrier by a transformer and routed to a low pass filter that demodulates it back into analog FSK form.
- the FSK signal can be routed to a field device, e.g., via an intelligent transmitter.
- a modulator generates an amplitude modulated (AM) signal from an FSK signal embodying the information generated by the second device for transfer.
- AM signal utilizes a carrier component that is based on a fixed duty cycle output of the pulse width modulator used to transfer information in the reverse direction.
- That AM signal is transferred over the isolation barrier by the transformer, where it is demodulated to FSK form for application, e.g., to a modem and, then, to the controller.
- an FSK data signal received from a field device is multiplied by an AND gate with the output of the pulse width modulator, which is set at a fixed width duty cycle when the controller is not transmitting.
- the resulting AM signal is transmitted over the transformer to ⁇ ie control side, where an envelop detector demodulates it back to FSK form for further demodulation to digital, by the controller's modem, and processing by the controller.
- Apparatus configured and operating as described above have the advantage of pem tting information encoded in analog FSK signals (and, in turn, encoded in PWM and AM signals) to be transmitted between electrically isolated components of a control system over small, low power transformers.
- Figure 1 depicts a prior art configuration for transmitting information over an isolation barrier between a control device and a field device
- FIG. 2 depicts a system according to the invention for transmitting frequency shift keying (FSK) signals that are, in turn, encoded in PWM signals over an isolation barrier from control device to field device;
- FSK frequency shift keying
- Figure 3 depicts the system of Figure 2, additionally showing the transmission of FSK signals that are, in turn, encoded in AM signals over the isolation barrier from the field device to the control device;
- FIGS. 4A - 4B depicts the architecture of an application specific integrated circuit (ASIC) embodying a communications system according to the invention
- Figure 5 depicts a dual tone asynchronous block of the ASIC of Figures 4A - 4C;
- Figure 6 depicts an asynchronous frame supported by the dual tone asynchronous block of Figure 5;
- Figure 7 depicts a relationship between NRZ and dual tone FSK as supported by the dual tone asynchronous block of Figure 5;
- Figure 8 depicts a Hart dual tone signal of the type generated by a dual tone asynchronous block of Figure 5;
- Figure 9 depicts a channel block diagram for the dual tone asynchronous block of Figure 5;
- Figure 10 shows universal serial transmitter and receiver block level diagrams for the dual tone asynchronous block of Figure 5;
- Figure 11 illustrates the duration of signal peaks and valleys in a dual tone signal of the type generated by an FSK modulator of the dual tone asynchronous block of Figure 5 ;
- Figure 12 depicts re-evaluation of a dual tone signal in a dual tone asynchronous block of Figure 5;
- Figure 13 depicts a dual tone generation circuit in a dual tone asynchronous block of Figure 5;
- Figure 14 is a block diagram of the continuous autocorrelation method in a dual tone asynchronous block of Figure 5;
- Figure 15 illustrates the relation between the dual tone input tone, its 28-bit delayed signal tone, their XOR comparison for a HART signal of the type generated by dual tone asynchronous block of Figure 5;
- Figure 16 depicts counter ranges and continuous autocorrelation during generation of a HART signal of the type generated by dual tone asynchronous block of Figure 5;
- Figure 17 depicts integrate and dump circuitry of a dual tone asynchronous block of Figure 5;
- Figure 18 depicts a FSK dual tone signal suffering from low frequency loss and then from high frequency loss of carrier;
- Figure 19 depicts a count waveform at the integrate and dump circuit of Figure 19 resulting from the losses depicted in Figure 18;
- Figure 20 is a block diagram of the PWM circuit in a dual tone asynchronous block of Figure 5;
- Figure 21 depicts a PWM waveform generated by a dual tone asynchronous block of Figure 5;
- Figure 22 depicts a FIR filter algorithm in a dual tone asynchronous block of Figure 5;
- Figure 23 depicts trapezoidal waveform that emerges from the FIR filter of Figure 22;
- Figure 24 depicts a loopback configuration in a dual tone asynchronous block of Figure 5;
- Figure 25 is a block diagram of a pin controller of a dual tone asynchronous block of Figure 5;
- Figure 26 depicts a mapping of the I/O bit, Inversion bit and I/O mux control bits for a pin controller for Figure 25;
- Figure 27 depicts IO pin control registers in dual tone asynchronous block of Figure 5.
- Figure 1 iUustrates a prior art system for galvanic isolation of the components of a process confrol system.
- a confrol device 12 e.g., a confroUer
- a modem which may be integral to the confrol device or, more typically, coupled to it via a serial port
- modulated to analog form, more specificaUy, an frequency shift keying form which can be a "tone" signal in the range of 1 - 5 kHz.
- a transformer 18 is used to pass the FSK signal across an isolation barrier 20 from the "control side" of the system to the "field side,” where it can be applied to the field device directly, via a modem, or otherwise.
- data (or other control) signals generated by the field device 14 are passed back over the transformer in FSK form, demodulated to digital form and routed to the confrol device 12 for processing.
- a drawback of systems of the type illusfrated in Figure 1 is the cost, large size and high power requirements of the transformers required to fransfer the FSK signals across the isolation barrier.
- Figure 2 iUustrates a system according to the invention for transmitting control, data and other information across an isolation barrier from a confrol device 12 to a field device 14.
- the iUustrated embodiment is described in the context of process confrol, though those skilled in the art will appreciate that the invention has apphcation in industrial, environmental and other control systems as well.
- the system of Figure 2 includes a first confrol device, such as controller 12, that generates a signal embodying command, data or other information (hereinafter, a "control" signal) for transfer to a second confrol device, such as field device 14.
- controller 12 can be any type of control device, such as a confroUer, workstation, or the like.
- field device 14 can be any of an actuator-type or sensor-type field device, of the "smart" variety or otherwise, avaUable from the assignee hereof, or otherwise.
- the invention has appUcation in the fransfer of information between any variety of control devices.
- the first and second control devices can be any of workstations, field controUers, field devices, smart field devices, or other device for any of industrial, manufacturing, service, environmental, or process confrol.
- the Ulusfrated devices 12, 14 are in a control relationship, those skUled in the art wiU appreciate that the isolation mechanisms described herein can be utilized for communications between any devices in a control environment, regardless of whether those devices control one another, are controlled by one another, are peers or otherwise.
- the control signal generated by device 12 is in digital form (as graphically depicted by square wave 12a). This can be any proprietary or industry standard digital signal embodying desired command, data or other information generated by the device 12.
- the control signal is modulated to analog form (as graphically depicted by sine wave 16a) by modem 16' in any manner, proprietary or otherwise, known in the art.
- the analog form is a frequency shift keying (FSK) signal defined by "tones" in the range of
- Pulse width modulator 22 converts the FSK control signal to a pulse width modulated (PWM) form, as graphicaUy depicted by wave 22a. Such conversion can be accomplished using any proprietary or industry standard PWM circuitry and techniques known in the art and, preferably, is accomplished as described below.
- the modulator 22 can operate at any frequency suitable for the purposes hereof and, by way of non-limiting example, in the Ulusfrated embodiment operates at 1
- the PWM-encoded control signal is applied to transformer 18' for fransfer across the isolation barrier.
- the isolation barrier constitutes any physical barrier across which isolation is desired. This can be a physical barrier, such as a quartz, glass, ceramic or other separation medium. It can also be a "virtual" barrier, such as an equipment boundary, plant boundary, and/or geographic point across which galvanic or other electrical (and physical) protection is desired.
- the barrier 20 need only permit the inductive transfer of electromagnetic waves, e.g., of the type generated between the primary and secondary coils of a transformer 18' or other inductive circuit elements.
- Transformer 18' comprises any transformer or other combination of devices suitable for inductive transfer over the isolation barrier. This can be a transformer of the type conventionaUy used in the process and other control arts for such purpose. Preferably, however, it is a smaller, less costly and uses less power than traditional transformers that are used to transfer FSK signals directly (i.e., without encoding in PWM form).
- transformers suitable for the inductive fransfer of PWM signals encoding control, data and other information in embodiments of the type shown in Figure 2 have inductance in the range of 600 ⁇ H - 700 ⁇ H and, more preferably, 750 ⁇ H - 900 ⁇ H and, still more preferably, 1000 ⁇ H - 1500 ⁇ H.
- Suitable such transformers 18' of the type available, by way of non-limiting example, from Pulse Engineering, hie are suitable for this purpose.
- PWM-encoded confrol signals inductively transferred by the transformer 18' across the isolation barrier are graphically depicted by wave 22b in the drawing. These signals are demodulated back into analog form and, particularly, into FSK form, in any manner, proprietary or otherwise, known in the art. In the iUustrated embodiment, by way of non-limiting example, this is accomphshed through use of a low pass filter comprising a combination of resistor 24 and capacitor 26. In the iUustrated embodiment these are arranged to pass the low frequency components in the range of 0 - 10 kHz and, preferably, 1 kHz - 5 kHz, though, those skilled in the art will appreciate that other ranges and/or combinations of components can be used to provide the desired demodulation.
- the demodulated signal is graphically depicted by sine wave 26a.
- the impedance of the analog signal is adjusted, in the iUustrated embodiment, by buffer 28 of the type conventionaUy used in the art for this purpose.
- a Transmit Enable signal is appUed to the buffer 28 during periods when information is being transmitted from the control device 12 to the field device 14.
- the impedance-adjusted signal is applied to the field device 14 directly, via a modem, or otherwise, over a conventional transmit receive loop.
- this loop comprises capacitor 30, resistor 32 and power source 34, wliich are arranged in the manner shown and whose respective values are selected in the conventional manner in the art to effect transfer of the analog confrol signal to the field device 14 and receipt of data generated by it.
- the Ulusfrated embodiment demodulates the PWM-encoded control signals into an analog form substantiaUy the same as the format output by modem 16.
- analog confrol signal 16a is in a FoxCommTM format
- signal 26a is demodulated into that format, as well.
- Alternate embodiments of the invention demodulate the PWM-encoded confrol signals into alternate analog formats (e.g., a HART format) or into digital formats, e.g., as determined by the needs of the field device to which the demodulated signal is to be appUed.
- Figure 3 Ulustrates circuitry utilized in accord with the apparatus of Figure 2 for transmitting data and other information across the isolation barrier 20 from field device 14 to control device 12.
- Analog FSK signals containing that data and other information (hereinafter, device signals) generated by the field device in the conventional manner are received in the aforementioned loop, e.g., via direct appUcation by the field device 14, via modem or otherwise.
- these signals originate in digital form at the field device 14 and are modulated to analog by a modem, not shown, to analog.
- the analog signals can be in the range of 1 kHz - 5 kHz and can encode the data and other information in accord with proprietary or industry standards.
- the analog signals are FSK signals in accord with the standard FoxCommTM or HARTTM protocols.
- the analog signals received from the confrol device 14 are graphicaUy depicted by waveform 14a. These signals are passed through a band pass filter 36 when the control device 12 is not generating and transmitting control signals and, thus, when the illustrated Transmit Enable signal is not asserted.
- the band pass filter 36 removes frequency components of the analog device signals outside the range 1 kHz - 15 kHz and, preferably, outside the range 3 kHz - 12 kHz. This has the effect of removing noise from the signal.
- the filtered analog device signals are subsequentiy used to modulate the ampUtude of a carrier signal.
- Any carrier signal can be used for this purpose.
- the output of the modulator 22 is used.
- the modulator 22 is set to a fixed duty cycle during periods when the confrol device 12 is not generating and transmitting control signals across the isolation barrier 20.
- Any duty cycle can be used, though, in the Ulusfrated embodiment, a duty cycle of 20% - 80% and, preferably, approximately 50% is used. At this latter value, by way of example, the modulator 22 generates a 1 MHZ signal whose pulses have a width equal to 50% of the pulse period. This signal is, of course, inductively transferred over the barrier 20 by the transformer 18', thereby, permitting its use as a carrier, when the confrol device 12 is not generating and transmitting control signals.
- Modulation of the carrier amplitude to encode the field device's (or transmitter's) FSK signal can be achieved in any manner known in the art. In a preferred embodiment, by way of non-limiting example, it is accomphshed by multiplying or logicaUy AND'ing the FSK device signal with the carrier, i.e., the modulator output, using AND gate 38. The resulting ampUtude modulated signal, which is graphicaUy represented by waveform 38a, is applied to the transfoimer 18" for inductive transfer over the barrier 20 to the confrol side.
- transformer 18" comprises any transformer or other combination of devices suitable for inductive transfer over the isolation barrier.
- This can be a transformer of the type conventionally used in the process and other control arts for such purpose, again, however, smaller, less expensive and using less power than transformers traditionaUy used to carry FSK signals across an isolation barrier.
- transformers suitable for the inductive transfer of the ampUtude modulated device signals have inductance in the range of 600 ⁇ H - 700 ⁇ H and, more preferably, 750 ⁇ H - 900 ⁇ H and, still more preferably, 1000 ⁇ H - 1500 ⁇ H.
- AmpUtude modulated device signals inductively transferred by the transformer 18" across the isolation barrier 20 are graphically depicted by wave 38b in the drawing.
- This signal is demodulated back into analog FSK form in any manner, proprietary or otherwise, known in the art.
- this is accompUshed through use of an envelope detector 40 with a time constant of between 1 ⁇ S and 2.5 ⁇ S and, preferably 1.5 ⁇ S.
- a preferred envelope detector comprises an capacitor of 220 pf and a resistor 6.81 ktj configured as shown. Those skUled in the art wUl appreciate that capacitors and resistors of other values may be utilized to achieve the desired time constants.
- the resulting analog signal, encoding the data and other information from the original device signal, is depicted by waveform 40a. This can be applied directly to the confrol device 12, via modem or otherwise.
- modems 16', 16" pulse width modulator 22 are embodied in a communications confroUer applications specific integrated circuit 42, which includes circuitry for performing other communications functions as weU. That element 42 is referred to, alternatively, as the "ASIC” or “CommControl ASIC” in the text below.
- ASIC Application Specific integrated circuit
- Communication ASIC Communication ASIC
- the CommConfrol ASIC, as well as one or more other components Ulusfrated in Figures 2 and 3 can be embodied in any variety of input/output circuits utilized to communicate between process, environmental or other confrol devices. Such circuits can be integral with any such a confrol device (e.g., a controller) or embodied in a separate communication device.
- the ASIC and aforementioned components are embodied in an input output module that is electrically coupled to, but physically separate from, the confrol devices 12 and 14. Such module is designated by the grayed regions of Figures 2 and 3.
- the Ulusfrated input output module includes, in addition to the circuitry discussed above, circuitry that transfers power across the isolation barrier to drive the field side of the input/output module as weU as to drive the field device 14 (and associated transmitter) itself.
- Such power circuitry is illustrated in the drawing as including a DC/DC converter, a transformer and a rectifier, aU coupled in the manner shown and configured and operated in the manner conventional to the art. It wiU, of course, be appreciated that any other power transfer circuitry known in the art may be used for this purpose.
- the iUustrated input/output module includes additional circuitry that converts and transfers to the controUer 12 a digital signal generated from the 4 - 20 mA current signal communicated between the inputoutput module and the field device 14. That current signal is traditionally referred to as the "analog” component of a FoxCommTM or HARTTM signal, but shall be referred to a "current signal” to avoid confusion with the FSK component (which is fraditionaUy but somewhat erroneously referred to as a "digital" signal, but which shaU continue to be referred to as an analog signal elsewhere herein).
- the additional circuitry includes an A D converter, which converts the current signal to digital for transfer across the isolation barrier via the optical isolator (comprising a photo diode and transistor opposed across the barrier).
- the digital signal is routed to a processor local to the input output module, which can format the signal for fransfer to the controUer 12.
- the processor coordinates and confrol operations of the other components of the inputoutput module, aU in the manner traditional in the art.
- circuitry described immediately above converts and transfers to the controUer 12 a digital signal generated based on the miUiamp current signal from the field device 14, those skiUed in the art wiU appreciate that corresponding circuitry (not shown) can be provided to transfer a miUiamp current to the field device from controller.
- corresponding circuitry utilizes a digital to analog converter and a voltage to current converter in place of the A/D converter of the iUustrated circuit, all in the conventional manner.
- Modem 16 and pulse width modulator 22 are discussed below in connection with the DUAL TONE feature of the ASIC. In the illustrated embodiment, this provides asynchronous FoxCommTM and HARTTM communications through eight independent channels. High frequency pulse width modulation encoded transmission supports RF transformer galvanic isolation with minimal external circuit support and cost.
- ASIC 42 includes
- An 80186-compatible stored program microprocessor controUer which may be switched into slave mode to accommodate an external master controUer and for external emulation during software development and debugging.
- FIOC Field Analog Digital Input and Output Controller
- the FIOC supports s e-machine controlled SPI interfaces that need minimal microprocessor intervention.
- External I/O pin programmabUity enables one same CommConfrol ASIC to be used in connection with interface devices for a diversity of different hardware product types.
- FIGS. 4A - 4C iUustrates the blocks that provide each of the foregoing functions.
- the HDLC, UART, DUAL TONE and FIOC blocks are peripherals in the IO space of the vl86 microprocessor. Flash and SRAM memories are external to the ASIC. BuUding a process field bus module out of the
- ASIC requires external RS-244 drivers to connect to the HDLC wire, as well as appropriate external A D and D/A converters for analog FBMs.
- External support circuitry is also required to handle the galvanic isolation and conversion between dual tone and pulse width modulated data in FoxComm and HART applications.
- BuUding a basic hardware system with the CommConfrol ASIC 42 requires only two external memory blocks, one flash and the other one SRAM (the latter typicaUy implemented in two ICs).
- the Ulusfrated ASIC 42 is preferably used in connection with interface devices known as "Field Bus Modules" or “FBM”s (both, tradenames of the Assignee hereof), avaUable from the Assignee hereof, though the ASIC 42 can be used with a variety of oti er process confrol devices and, more generally, confrol devices.
- the two independent HDLC serial communication controllers provide high speed synchronous serial communications capabUity to the CommConfrol ASIC. They are referred as HDLCO and HDLC1. Messages of arbitrary length (preferably in bytes) may be exchanged with a remote host. HDLC transfers typically occur under DMA control, leaving the microprocessor free to attend other tasks.
- Outgoing HDLC messages must be assembled first in external SRAM.
- the HDLC controller makes DMA requests to the processor in order to fetch the message from memory. The controller interrupts the processor when the message transmission has been completed.
- the HDLC controller also makes DMA requests to the processor, in order to store the mcoming message in external SRAM. The controller interrupts the processor when the message reception has been completed.
- DMA transfers support only half duplex operation. Other full duplex non-DMA transmission and reception modes are also available.
- Each one of the three UARTs is a standard PC serial port peripheral. They are referred as UARTO (console), UARTl and UART2 ("fastports"). Of these, only the console is equipped with a full set of modem signals. The fastports are designed for maximum software efficiency, whUe retaining compatibility with fl e industry standard PC serial port specifications. Each UART may assert an independent interrupt signal. In the console UART, both transmitter and receiver have a sixteen position FIFO for data buffering. The fastports have a sixty four position FIFO in both transmitter and receiver.
- the UARTs are general purpose devices, and UARTl and UART2 are intended for fast local inter-board communication in double and triple redundant modules.
- Each controller consists of a transmitter and a receiver.
- the transmitter consists of an asynchronous device with a sixteen position FTFO to store data bytes that are converted into serial frames flanked by a start and a stop bit.
- the frames are fed to a dual tone modulator.
- the resulting dual tone FSK signal is fed to a Pulse Width Modulator (PWM).
- PWM Pulse Width Modulator
- the receiver consists of an FSK dual tone demodulator, which converts FSK into asynchronous serial bit frames.
- the asynchronous serial frame is fed to a serial receiver that stores the received bytes in a 32 position FIFO.
- the dual FSK tone may be programmed to conform to either the FoxComm
- the controllers may be selected to receive either FSK dual tone, or asynchronous serial frames (the latter is equivalent to a UART).
- the PWM option is intended to support smaU size high frequency external electromagnetic transformers for galvanic isolation.
- the FIOC is a programmable peripheral capable of handling digital and analog input and output for process control. It is fully configurable, and interacts with external devices through a set of 32 programmable IO pins. The FIOC communicates with external devices using an SPI protocol. The SPI transactions may be placed under the confrol of dedicated state machines thus leaving the internal microprocessor free for other tasks. In addition, it offers status LED control, watchdog timeout and fail-safe protection.
- the 80186 compatible microprocessor (B186) is a stored-program 16-bit microprocessor, with two DMA and six interrupt channels, three programmable timers, SRAM and PROM select decoding, and up to seven peripheral chip select decoding.
- the microprocessor is fuUy integrated inside of the ASIC.
- the N186 interacts with external SRAM and PROM for instruction fetching and storage. A more complete understanding of the N 186 may be attained by reference to "Microsystem Components Handbook", Intel
- the ASIC may be operated in two different processor modes.
- the internal vl 86 In the normal (master) mode, the internal vl 86 is in confrol of the HDLC, UARTs, DUAL TONE and FIOC peripherals, and the bus signals are brought out for memory transactions and also for visibiUty.
- the alternate (slave) mode the internal vl86 is turned off line (by asserting the HOLD pin high), and the HDLC, UARTs, DUAL TONE and FIOC peripherals are under the confrol of an external bus master for emulation, debugging and diagnostics.
- the operation mode is selected with the HOLD input pin.
- the HOLD pin For normal (internal master) mode, the HOLD pin must be either low or open.
- the HOLD pin For external vl86 (slave) mode, the HOLD pin must be high.
- the ASIC may be operated in two different processor modes.
- the internal vl 86 In the normal (master) mode, the internal vl 86 is in control of the HDLC, UARTs, DUAL TONE and FIOC peripherals, and the bus signals are brought out for memory transactions and also for visibUity.
- the alternate (slave) mode the internal vl86 is turned off Une (by asserting the HOLD pin high), and the HDLC, UARTs, DUAL TONE and FIOC peripherals are under the confrol of an external bus master for emulation, debugging and diagnostics.
- the operation mode is selected with the HOLD input pin.
- the HOLD pin For normal (internal master) mode, the HOLD pin must be either low or open.
- the HOLD pin For external vl 86 (slave) mode, the HOLD pin must be high.
- HDLC 2MHz The C_CLK pin drives the HDLC controller, and DUAL TONE logic. Its nominal frequency is 16MHz, which is divided internally by 8 to achieve 2Mbit/sec. An 8.6MHz clock may be used instead for 268.75Kbit/second HDLC (divide by 32).
- INTERNAL PROCompatible with INTEL Internal processor may be disabled to allow use CESSOR 80186. of an external processor for emulation, debugging, test, or even normal operation. Addressing capability is up to 20 bits (up to 1 Mbytes of SRAM and IMbytes of ROM).
- DIGITAL/ANAFully configurable Software-programmable as inputs/outputs, LOG IO PINS with or without logic inversion. Pins have full matrix connectivity to select any internal digital/analog blocks, as well as DUAL TONE blocks.
- WATCHDOG Bit must be toggled at If processor fails to toggle watchdog keep alive TIMEOUT least every 60msec. bit, it will be reset. FAIL SAFE PROIf enabled, analog and dig- Caused by watchdog timeout or by control pro- TECTION ital outputs go to a precessor command. defined condition.
- HDLC Two independent HDLC Point to point only. No SDLC loop mode.
- the controllers. speed is nominally 2Mbit/sec, with other options possible. Supports block DMA communications.
- PROCESSOR (INT)4-0 used by internal Interrupt lines support the DMA transmission
- INTERRUPTS peripherals in fully nested and reception of HDLC messages.
- the interinterrupt mode. INT 5 rupts occur upon the reception of a whole mesavailable for external sage into memory, or after the transmission of a device. whole message out from memory. Also UARTs may interrupt processor.
- PROCESSOR DREQO andDREQl DMA request signals support DMA block
- SERIAL PORTS UARTs with full set of modem signals, to be used as a console, or to support an infrared port.
- NAME IO RES DESCRIPTION 19 . 0 IO Address. Memory and IO address for an address space of 1M bytes. It is an output for normal (internal vl 86) mode, and its (least significant eight bits (ADDR)7-0() are an input for external) vl 86 mode.
- ALE IO Address Latch Enable When asserted high, the contents of the DABUS are latched into the internal address latch. It is an output for normal (internal vl 86) mode, and an input for external 186 mode.
- BHE_N IO Byte High Enable Asserted low for byte bus transactions in the high byte of a 16-word (odd byte address). It is an output for normal (internal vl 86) mode, and an input for external vl 86 mode.
- CLK 1 Communications Clock This is the clock that drives the HDLC channels and DUAL TONE block. It is nominally 16MHz.
- DABUS Data-Address Bus 15 .
- LSB corresponds to the LSB of internal registers.
- DCD_N I UP Data Carrier Detect. Modem input to console UART. Asserted low.
- DMAREQ 0 O DMA Request.
- a high in either of these signals indicates a DMA request posted by their corresponding HDLC.
- these signals echo internal activity and may therefore be used for testing.
- external vl86 mode these signals must be connected to the corresponding external microprocessor inputs.
- DSR_N I UP Data Set Ready. Modem input to console UART. Asserted low.
- the output signal on this pin is program selected from several internal sources in the SYSTEM REGIS- TER (see Table 1.5).
- the sources are the console and UARTl UART2 baud clocks, or the HDLC DPLL clocks.
- RUPT 5 input May be used by any peripheral exernal to the ASIC (such as an Ethernet controller) to interrupt the internal processor.
- ASIC such as an Ethernet controller
- IO_SIG Input/Output Signals. These are the signals used to talk and lis- ten to external digital and analog input and output devices. They are also used for FoxComm and HART. These signals are software-configurable, and maybe routed to any of the internal digital and analog blocks in the ASIC. See “PIN MULTIPLEX CONTROLLER” on pagel03. LBYTES O Low Bytes. Used to select the low byte external SRAM. Asserted high.
- LCS_N OZ Low Chip Select This signal is asserted low whenever a memory reference is made to the lower memory portion of the address space. Drives the external SRAM chip select. High impedance in external 186 mode.
- LED_G O Green LED This signal is asserted high to turn on the external green LED.
- LEDJR O Red LED. This signal is asserted high to turn on the external red
- MCS_N OZ Memory Chip Select This signal is asserted low to select an external memory device (such as an Ethernet controller). It is driven by the internal vl86 MCS0_N output. This pin is at high impedance in external 186 mode.
- NMI I DOWN Non Maskable Interrupt This signal is asserted high to make a non-maskable interrupt request to the internal v 186. Must be held low (or left open) during normal operation.
- Peripheral Chip Select These signals are asserted low to select the internal peripherals.
- pcsO selects HDLCO, HDLC1, the system register, console, UARTl and UART2.
- pcsl selects the DUAL TONE block.
- pcs2 selects AIOCB0
- pcs3 selects AIOCB 1
- pcs4 selects the pin configuration and discrete I/O registers.
- pcs5 selects the pulse counter circuit logic.
- Pin pcs6 does not select any internal peripherals, and is intended for selecting any future (external peripherals.
- Pins pcs)5-0 are outputs for normal master (internal vl86) mode, and inputs for external 186 (slave) mode, since they must be driven by the equivalent pins in the external microprocessor.
- Pin pcs6 is a tristate output.
- PS XK O Power Safe Clock A constant frequency (400 KHz nominal) is always present on this pin while the chip is powered up. Otherwise, power has been removed from the chip, or a chip failure has occurred. Derived from U_CLK by a programmable divide constant (see Controls Power supply clock rate Table VII.3).
- RD_N IO Read Asserted low during a read cycle. It is an output for normal
- RESETJST I Master Reset Assert this signal low to initialize the chip into a known state. The pin must be held asserted at least four U_CLK cycles for proper initialization of the vl86 microprocessor.
- RES1860UT O Reset Out This signal becomes asserted high during any internal vl86 reset (this may be due to a watchdog timeout). This signal also echoes assertions of the reset_n input. Alternatively, if TREE_EN is high, this becomes the output pin for the NAND tree test circuit.
- RI_N I UP Ring Indicator. Modem input to console UART. Asserted low.
- RTS_N O Request To Send. Modem output from console UART. Asserted low. (RX)l-0 I Receive. Pins with subindex 0 and 1 are the serial data inputs for
- HDLCO and HDLC1 respectively.
- SCAN_ENABLE I DOWN Scan Enable. Must be tied low (or left open) during normal operation. This pin is only driven high during scan test, in order to enable the flip flop scan chain, and to shift in serially a set of flip flop states. A one clock evaluation is performed with this pin low. This is followed by forcing this pin high again, to shift out the resulting states for test analysis.
- SCAN_TEST I DOWN Scan Test This pin must be tied low (or left open) during normal system operation. This pin is set high during scan test of the ASIC. This forces the internal flip flops to be driven by their respective scan domain clock (C_CLK or U_CLK). It also forces all bidirectional pins as outputs, eliminates all internal loops, and removes the effect of internal signals on flip flop direct set and clear. (SLOT_ID) 4 . 0 I UP Slot Identification. Intended for hard-wiring a 5-bit code that
- SRDYIN I UP Synchronous Data Ready Input. When this input is deasserted low, it causes the internal 186 to extend its memory cycle. In addition, the SRDYOUT pin is also deasserted low. This pin must be kept high or left open for normal operation. To be used by an external peripheral that requires extended memory cycles. SRDYOUT O Synchronous Data Ready Output. This output is deasserted low for as long as an internal peripheral requires the microprocessor to extend its memory cycle. It is also deasserted low if the SRDYIN input is deaaserted low. Connect this pin to the SRDY pin of an external 186 whenever the ASIC is used in external 186 mode.
- TX (TX),. 0 O Transmit. Pins with subindex 0 and 1 are the serial data outputs for HDLCO and HDLCl respectively.
- TX_EN 0 0 Transmit Enable. Pins with subindex 0 and 1 are asserted high to turn on the external transmitter driver corresponding to HDLCO and HDLCl respectively.
- U CLK 1 Microprocessor Clock This is the master clock. It drives the internal vl 86 microprocessor, as well as other IO components. It is nominally 20MHz. This clock's frequency must be greater or equal than the frequency at the C_CLK pin.
- UCS_N OZ High Chip Select This signal is asserted low whenever a memory reference is made to the upper memory portion of the address space. Drives the external FLASH chip select. High impedance in external 186 mode. WR N IO Write. Asserted low during a write cycle. It is an output for normal (internal vl 86) mode, and an input for external 186 mode. 1. Internal pullup or pulldown resistor.
- the Dual Tone Asynchronous Serial Communication block (DTASC) of Figure 4A is a computer peripheral capable of transnfrtting and receiving data bytes asynchronously as a serial-bit message.
- the message may be encoded in either of three signal encoding formats: NRZ bit frames, dual tone frequency shift keying (which may be used for example with the weU-known Fox-Comml,TM FoxCommllTM or HART protocols), and high frequency pulse width modulated (PWM) signal (transmission only).
- the block contains eight identical channels, as Ulusfrated in Figure 5, each of which may be independently programmed to operate in any of the aforementioned signal formats.
- the block contains a register set similar to a UART, but with no interrupt or modem handshake signal support.
- the DTASC block contains eight identical and indepenent Dual Tone channels. Each channel may be programmed independently for FoxCommTM (IT 1 -IT2) or HART communications. 1 MHz Pulse Width Modulation (PWM) transmission supports external high frequency transformer isolation circuitry for both fransmission and reception. The block has trapezoidal dual tone smoothing effect built into PWM transmission whicih adheres to HART specifications. Data may be transmitted as either asynchronous serial frame NRZ, dual tone, or modulated pulse width. Data may be received as dual tone, or serial frame NRZ.
- PWM Pulse Width Modulation
- the transmitter is buffered with a 8 byte deep FIFO.
- Receiver is buffered with 16 byte deep FIFO.
- the block provides polled-based communication, with no interrupt support.
- a -rogrammable baud generator divides input clock frequency for baud rates between 1/I6 and212.
- the block is fully programmable: 5-8 bit characters; even, odd or no parity; and, one or two stop bits.
- the block permits break generation and detection.
- the transmitter automatically adds and receiver automatically removes start, parity and stop bits.
- the block supports fuU duplex NRZ communications, as well as half duplex dual tone and PWM communications.
- System loopback mode is avaUable for testing aU eight channels, each channel transmitting to another channel and receiving from another channel.
- the message unit is the bit-serial frame, which conveys from five to eight bits of information, plus optional parity bit
- the frame consists of a start bit.
- the start bit (MARK) is immediately followed by the data bits (between five to eight)
- LSB first. These are followed by an optional parity bit (either even, odd or stick parity).
- SPACE stop bit
- Nrz Format In this format a zero bit is represented by a low (SPACE) signal, and a one bit is represented by a high (MARK). Thus the signal is merely an unencoded frame, as shown in Figure 6.
- the block supports three dual tone FSK formats: FoxCommlTM, FoxCommllTM and HART.
- a dual tone FSK signal represents a zero or one bit with either a low or a high frequency tone (digital square wave).
- the bit data rate and tone frequencies are listed in the table below:
- the PWM signal encoding is supported only for transmission.
- the intention of this format is to provide a high frequency encoded signal to drive external transformers for galvanic signal isolation.
- the high frequency reduces the size of the transformers, and results in more efficient external support circuitry.
- the dual tone FSK itself modulates the PWM, so that the FSK wiU be avaUable after demodulating the signal in the secondary of the external transformer for remote transmission.
- the PWM has a basic 1MHz frequency (l ⁇ s period).
- the signal "on time” during this period is modulated within the range us in - ⁇ TUS increments to encode the FSK. This results in a duty cycle of 50% ⁇ 6.25% increments.
- Dual tone vaUeys are encoded with a lower "on time”, and dual tone peaks are encoded with a higher "on time”.
- ITl and IT2 modes the PWM fransitions vary abruptly from 31.25% to 68.75% duty cycle.
- HART mode the PWM transitions are encoded with a "staircase” trapezoidal dual tone signal, so that the "on time” changes in three discrete steps either above or three discrete steps below fl e "unmodulated” 50% duty cycle signal. See Figure 8.
- ADDR Address 2 . 0 I Address. Used to encode the address of the internal control, status or data registers.
- CLK4MHZ I Clock 4MHz. This is the primary clock from which the baudrate is derived, as well as all other clocks that generate the dual tone.
- CS_N I Chip Select Assert low to read or write the internal registers and data FIFOs. The block is not selected when deasserted high.
- (DIN) 15 Input Data Bus. Contains the 8-bit data to be written into the internal registers or transmit FIFO (bits D)7(-D)0(). Bit 0 is the LSB, and corresponds to the internal registers' LSB. The width is sixteen bits to accomodate the Channel Select Register, whose byte data is at an odd address (the high byte of the corresponding 16-bit word).
- RDIN I Read Must be asserted low to read out the contents of internal registers or the receive FIFO onto the output data bus DOUT.
- READENABLE O Read Enable Indicates to external drivers that the HSSC is driving the bus on a register or receive FIFO read.
- RESET I Reset Assert high to reset the internal logic to a known state.
- RXSD 7 . 0 I Receiver Serial In. This is the block receiver serial input.
- SYSLOOP I System Loop. Places all eight channels inside the block in loopback mode.
- TXON 7 . 0 O Transmitter On. This pin is high if the transmitter is transmitting, low otherwise. This signal is low during system loopback.
- TXQ Transmitter Serial Out. This is the block's transmitter serial output UCLK I Microprocessor Clock. This clock is typically equal or faster than 16MHz, to interface the internal data FIFOs with a processor.
- the register map of the DTASC is detaUed in the table below. AU register bits are cleared during reset, unless specified otherwise.Registers are sixteen bits wide, and are either byte or word addressable.
- the CHANNEL SELECT REGISTER and the RECEIVER AND TRANSMITTER DATA BUFFER REGISTER are typically regarded as two separate byte addressable registers. Data in the RECEIVER AND TRANSMITTER DATA BUFFER REGISTER is mapped to the high byte at DIN15-8 and
- Data in all other register's LSB is associated with the LSB of the I/O signals DIN7-0 and DOUT7-0.
- the contents of the CHANNEL SELECT REGISTER determine the particular channel that is addressed when writing or reading any other registers. Therefore, in order to write or read a particular channel, its channel number must be first written into the CHANNEL SELECT REGISTER
- TRANSMITTER DATA transmitted (LSB is first bit out).
- LSB is first bit out.
- Hysteresis Set high to maximize hysteresis to recover the bit serial data from the continuous autocorrelator output. It is recommended to keep this bit high.
- D 7 Integrate Dump Set high to use integrate and dump circuit in the demodulator, instead of the continuous autocorrelation circuit. It is recommended to keep this bit low.
- D 6 Set Break Set this bit high to send a break
- frame parity bit is the logic complement of D 4 .
- D 4 Even Parity Select If 0, odd parity, if 1 even parity.
- D 3 Parity Enable If 0, no parity bit in frame, if
- parity bit in frame is determined from the settings of D 5 -D 4 .
- D 3 * Reset Transmitter - includes FIFO.
- D 2 * Reset Receiver - includes FIFO.
- Channel Select Register (Address 0) This is an 8-bit register, that points to the currently selected channel. It acts as an index for aU read or write access to any other registers in the DTASC. This register is typically written first for channel selection.
- the RECEIVER BUFFER REGISTER is a readonly byte register located at address 1.
- the TRANSMITTER BUFFER REGISTER is a writeonly byte register located also at address 1. Data bytes written into the TRANSMITTER BUFFER REGISTER are stored in a 8-level deep transmit FIFO of the selected channel, ready for transmission. However, transmission itself does not start until the Transmit Enable Bit in the MASTER CONTROL REGISTER is set high. Data received by the receiver is stored in a 16-level deep receive FIFO. The data is read out the FIFO through this RECEIVER BUFFER REGISTER.
- This write-only 16-bit register determines the data frame format, in number of bits and parity. It also contains the bit used to send out a break character.
- This bit affects the dual tone FSK receiver of the selected channel only. This bit should be normally high, so the continuous autocorrelator circuit output is evaluated with maximum hysteresis, which is the preferred configuration (see Section IV.7.6.1). If this bit is set low, hysterehysteresissis is considerably reduced. This bit is overriden by the Integrate Dump bit (D7).
- This bit affects the dual tone FSK receiver of the selected channel only. This bit should be normally low, so the demodulator output is driven by the internal continous autocorrelator circuit, which is the preferred configuration. If set high, the demodulator output is instead driven by the internal integrate and dump circuit, which is normaUy used only for carrier detection. This bit overrides the Hysterisis bit (Dl 1).
- Parity may be odd/even parity, or stick parity. If this bit is low, parity is disabled, and the transmitter does not send a parity bit as part of the frame, and the receiver does not expect a parity bit as part of the frame.
- This field dete ⁇ nines the number of data bits in both the transmitter and the receiver, according to the table below:
- This read-only register returns the status of the transmit and receive FIFO, as weU as the indication of any possible receiver errors.
- a readout of this register indicates the receiver status pertinent to the data wliUe it is stiU stored in the last position of the receiver FIFO (or receiver buffer).
- the last FIFO position is the one that stores the character to be read out next on the RECEIVER BUFFER register. Therefore, for vaUd receiver status information, this LINE STATUS REGISTER must be read before reading the
- This bit is set high when the NRZ serial receiver detects a start bit and stays high for the duration of the vaUd frame. The bit is cleared when the stop bit is expected. This bit is valid in both NRZ and dual tone modes.
- This bit is set high when the demodulator in the receiver detects a legal tone. It is zero otherwise. To be legal, the tone must be in the privity of either one of the vaUd frequencies that represent one and. zero, as determined by the integrate-and-dump circuit at the receiver. This bit is meaningless when the
- DTASC is used in NRZ signal encoding mode.
- Transmitter FIFO FuU (PS) is used in NRZ signal encoding mode.
- This bit is high if the transmit FIFO is fuU, and is low otherwise.
- This bit is high if one or more byte characters still stored in the receive FIFO have been received either as a break frame, or with a framing error, or with a parity error. The bit is low if no FIFO position contains data received under any of these conditions.
- This bit is high if the transmit FIFO is empty and the transmitter is currently idle and not transmitting any frame. The bit is low otherwise. Alternatively, when the FIFOs are disabled, this bit is high if the transmit holding buffer is empty and the transmitter is currently idle.
- This bit is high if the transmit FIFO is empty, and is low otherwise. Alternatively, when the FIFOs are disabled, this bit is high if the transmit holding buffer is empty. Note that this bit may be high, while the
- Transmitter Empty bit (D6) is low. This occurs when the transmitter is still in the process of sending out a frame, which was the last character read out of the FIFO (or transmit holding buffer if FIFO is disabled).
- This bit is high if the data stored in the last position of the FIFO (or receiver buffer if FIFOs disabled) was received as a break character.
- a break character occurs if the receiver data input remains low during the equivalent duration of a frame.
- This bit is high if the data stored in the last position of the FIFO (or receiver buffer if FIFOs disabled) was received with a framing error.
- a framing error occurs when the frame is not te ⁇ mnated by at least one stop bit. This bit is low when no framing error has been detected.
- the receiver resynchronizes itself, treating this low in the frame as a start bit of a new frame.
- This bit is high if the data stored in the last position of the FIFO (or receiver buffer if FIFOs disabled) was received with a parity e ⁇ or. This bit is low when no parity error has been detected.
- This bit is high if an attempt was made to overwrite the data that is now stored in the last position of the FIFO (or receiver buffer). This attempt occurs when a frame's reception is completed at a time that the receive FIFO (or data buffer if FIFOs disabled) is full. The data already stored is not overwritten, but the data that has been just received gets lost. This bit is low when no attempt to overwrite data occurred during the last frame reception.
- This bit is high when the receive FIFO (or data buffer if FIFOs disabled) is not empty. This indicates that at least one received character may be read out. This bit is low when the FIFO (or data buffer) is empty, and there is no data to read.
- This register determines the baud rate according to the foUowing rule.
- the raw transmitter and receiver clock frequency is the ratio of the C_CLK clock input frequency divided by four and divided by the numeric equivalent of the binary number stored in the DIVISOR LATCH REGISTER
- the data (baud) rate of both transmitter and receiver is l/16th of the raw clock frequency. Clearing this register causes the transmitter and receiver clock frequency to be equal to the C_CLK pin divided by four.
- the proper programming values for the three supported protocols are displayed in the table below, assuming a nominal C_CLK frequency of 16MHz.
- This register controls various parameters.
- This bit is vaUd only when the signal encoding is PWM. Set this bit high to force a 50% duty cycle on the PWM serial output when the transmitter is idle. Set this bit low to passivate the transmitter serial output when the transmitter is idle. When this bit is set high, the resulting 50% duty cycle signal may be used by external circuits as a carrier to modulate the received dual tone, and pass the high frequency modulated signal through a galvanic isolation transfomier.
- the NRZ encoding bypasses the modem and PWM circuits, and the expected input is non-return to zero (NZR) frames flanked with start and stop bits.
- the Tone encoding bypasses the PWM circuit, and the data at the serial input and serial output is dual tone.
- the PWM enconding forces high frequency pulse-width-modulated data to be transmitted at the serial output, and expects to receive dual tone data at the serial input.
- the transmit FIFO is eight bytes deep, the receive FIFO is sixteen bytes deep.
- the transmitter operates with a transmit holding buffer, and the receiver operates with a receiver buffer.
- FIFOs increase the data throughput, and ease the processor's service of the DTASC.
- the DTASC is made of eight communication channels, each consisting of a transmitter and a receiver.
- the DTASC transmitter is made of a Universal Serial Transmitter, an FSK Modulator and a PWM circuit.
- the Universal Serial Transmitter converts paraUel bytes into NRZ equivalent serial frames (LSB is transmitted first), with start, data, optional parity and stop bits.
- the Modulator converts the resulting NRZ serial bit frame into equivalent dual tone FSK
- the PWM circuit has the width of its high frequency pulse modulated by the dual tone FSK.
- the actual transmitted signal may be chosen among any one of tiie Universal Serial Transmitter, the Modulator or the PWM circuit modules.
- the DTASC receiver is made of an FSK Demodulator and a Universal Serial Receiver.
- Demodulator takes in FSK dual tone signal and recovers the equivalent NRZ serial data bits (including start, parity and stop bits).
- the Universal Serial Receiver strips the start, parity and stop bits, and converts the NZR serial frame into paraUel bytes of data.
- the incoming signal may be either FSK or NRZ, and it may be routed to the appropriate module. See Figure 9.
- the Local loopback is routed from the FSK Modulator output to the FSK Demodulator input.
- the local loopback may be used to test the integrity of aU the block's internal modules, except for the PWM circuit.
- the Universal Serial Transmitter and Universal Serial Receiver may be operated in full duplex mode.
- the FSM Modulator and Demodulator can be only used in half duplex mode.
- the UART consists of a transmitter and receiver (with their FIFOs), a baud generator, and a microprocessor interface.
- the transmit and receive FIFOs are both 8-bit wide.
- the transmitter FIFO is 8 levels deep, and the receiver FIFO is 16 levels deep.
- the transmitter is organized around a 13-bit parallel to serial shift register.
- the start and stop bits are loaded in parallel, besides the data bits (up to eight) and parity bit.
- Data is loaded from the transmit holding register, or from the FIFO if enabled.
- the bits are shifted out serially at a rate dictated by the number programmed into the divisor latch.
- the data LSB is shifted out right after the start bit.
- the shif ing occurs under the control of a logic state machine that sequences through idle, load, shift, and stopbit states.
- the transmitter controls are in the LINE CONTROL REGISTER. This is where the makeup of the frame is determined, namely, the number of data and stop bits, whether there is parity and the type of parity. To start transmitting, data must be written first into the TRANSMIT BUFFER REGISTER.
- Transmit Enable bit in the MASTER CONTROL REGISTER must then be set high.
- the data written in the FIFO is then transferred to the transmitter holding register, or to the FIFO if enabled. Any data stored in the holding register (or the FIFO) is scheduled for transmission, and is transmitted out as soon as the transmitter becomes idle.
- the transmitter first sends out the start bit, immediately foUowed by the LSB. Once it starts sending data, the transmitter wiU continue ti ⁇ nsmitting frames as long as it finds data in the transmit FIFO, and as long as the Transmit Enable bit is high.
- the transmitter may be serviced by polling.
- the receiver is organized around a serial to parallel converter. After detecting a start bit, the frame bits are shifted seriaUy into the converter, including up to the first stop bit.
- the stored frame is examined for possible parity errors, framing errors, and also for the possibility of being a break character. This error/status condition is stored together with the data into an 11 -bit (three bits for e ⁇ or, plus eight data bits) receiver holding register, or into the 16-deep receiver FIFO if enabled.
- the errors affect the readout of the LINE STATUS REGISTER when the data gets to the read end of the FIFO.
- Detection of the start bit is done with the help of a simple transition filter, in order to ignore any possible spurious low noise pulses in the receive line.
- Data is first clocked by the raw receiver clock into an eight-register transition filter.
- the transition filter declares a start bit only if four consecutive samples are low after four consecutive high samples. Once a start bit is detected, the rest of the frame is sampled at the estimated half point of each bit, based on the given baud rate.
- the raw receiver clock (obtained from the master clock input CLK after division by the divisor latch) is 16 times faster than the data (baud) rate.
- the FSK modulator accepts as input a simple non-return to zero data bit stream and encodes it as a dual tone signal.
- the resulting dual tone is characterized by only two possible discrete periods, depending on the data to be encoded.
- the duration of the signal "peaks” and “vaUeys” is itself quantized to two possible discrete time constants, as illustrated in Figure 11.
- the dual tone generation algorithm samples the bit to be encoded at the onset of a signal swing, and thereby determines the duration of the starting "peak” or "vaUey". This would be sufficient if dual tone signal swings were aligned with bit boundaries. However, bit boundaries are not normaUy coincident with dual tone signal periods. Therefore, the original estimation of "peak” or "vaUey” signal duration must be re-evaluated again at the bit boundary. This may or may not result in a duration update, as iUustrated in Figure 12.
- the complete dual tone generation algorithm implementation is iUustrated in Figure 13.
- the circuit is centered around an 11-bit loadable down counter. Whenever the counter counts down to zero, the dual tone signal swings.
- the counter is preloaded with either a HIGH or LOW constant, depending on the encoding bit.
- the choice of constant determines the short and long duration of the dual tone "peaks" and "valleys".
- the current value Q of the counter is conditionally adjusted by an amount equal to the difference of HIGH and LOW, resulting in a potential duration update.
- the modulator circuit clock frequency is different for each protocol, as depicted in the table below.
- the table also lists the values of the HIGH and LOW constants for each protocol, as well as the resulting mark and space tone frequencies.
- the FSK demodulator accepts as input a digital dual tone signal and recovers the equivalent NRZ data bit stream.
- the user has a choice of two different algorithms to decode the dual tone, one is discrete digital continuous autocorrelation and the other one is integrate and dump. Both algorithms are described below.
- Discrete digital continuous autocorrelation compares the original dual tone signal with its own time- delayed version, using an XOR logic gate.
- the XOR gate output is either mostly high or mostly low, depending on the frequency of the input tone, and this signal is accumulated by virtue of controlling the up/down control of a 6-bit digital counter.
- the counter saturates when the count reaches a lower or an upper bound.
- the original ones and zeroes encoded in the FSK input may be decoded from the accumulated count, as it reaches its upper or lower saturation limits.
- a block diagram of the continuous autocorrelation method is provided in Figure 14.
- the NRZ decode logic is implemented with a JK flip flop, whose J input is set high if the counter saturates at one end, and whose K input is set high if the counter saturates at the other end. This method provides maximum hysteresis and noise immunity.
- the J and K inputs may be forced high if the counter reaches a given limit away from its neutral center count, but weU before saturation (30 and 34 respectively in this design). This last method provides minimum hysteresis and faster response.
- Each protocol has its own parameters of circuit sampling clock frequency, number of bit delays, and saturate bounds, as summarized in the table below.
- PROTOCOL (KHz) (bits) LIMIT LIMIT low tone)
- PROTOCOL (KHz) (bits) LIMIT LIMIT low tone)
- Figure 15 iUustrates the relation between the dual tone input tone, its 28-bit delayed signal dtone, their XOR comparison xor for HART, plus a bit boundary.
- the XOR signal is mostly low for a low frequency tone input, which drives the counter down towards an NRZ zero resolution.
- XOR signal is mostiy high for a high frequency tone input, wliich drives the counter up towards an NRZ one resolution.
- Figure 16 illustrates the counter's permitted and out of bound ranges for HART, as well as the time value of the counter, as it swings towards its saturation high and low.
- the IK trigger points for minimum hysteresis are shown within the counter vaUd range.
- the integrate and dump method accumulates (integrate) a count until a transition is detected in the FSK dual tone input, at which point the counter is initialized to one (dump). If the count is plotted with respect to time, the resulting sawtooth waveform has maximum peaks which are smaller for high frequency tone, and greater for low frequency tone. The essence of the integrate and dump method is to compare these maximum peaks with respect to two discrete legal bands (defined by min, med and max constants). If the peaks are within these bands, the dual tone is legal, and the equivalent NRZ bit is simply decoded from the particular band where the peak lies. The counter saturates when it reaches the upper limit to avoid overruns.
- the integrate and dump circuit is very effective for carrier detection. It can easUy detect if the tone is outside the frequency bounds of the protocol.
- the vaUdity of the tone may be read from the LSR register.
- the integrate and dump circuit is also used to reset the continous autocorrelation receiver when no tone is present.
- Each protocol has its own parameters for circuit sampling clock frequency, as weU as bounds for the decoding bands, as summarized in the table below.
- Figure 18 iUustrates an example of an FSK dual tone signal suffering frst from low frequency and then from high frequency loss of carrier.
- the resulting count waveform at the integrate and dump circuit is iUustrated in Figure 19.
- Any dual tone channel may be independently operated in full duplex as a standard serial port (NRZ mode), and it may therefore transmit and receive simultaneously.
- the channel when operated in either tone or PWM mode, the channel is forced to half duplex, and it is only capable of either transmitting or receiving at any given time.
- the transmit mode In half duplex, the transmit mode is dominant, and the channel wiU transmit if the transmit FIFO contains any data and the transmit enable bit is set.
- the receiver is disabled from the time the transmission starts until the time the last piece of data avaUable in the transmit FIFO has been fuUy transmitted.
- the hardware enforces fuU termination of the last transmitted tone, so the line wiggles a whole period, and comes to a full rest before turning off.
- the receiver becomes enabled whenever the transmitter is idle.
- the PWM circuit encodes the dual tone FSK into a lMHz pulse width modulated signal, and provides trapezoidal transition approximation for the encoded HART mode, but not for ITl nor IT2.
- Figure 20 is a block diagram of the PWM circuit.
- the input to the block is a single bit FSK signal, which goes into an FIR filter.
- the output of the FIR filter is a 3-bit binary-encoded and trapezoidaUy approximated dual tone signal, whose range is between 1 and 7.
- This trapezoidal signal goes into a conditional saturation block, which forces the signal to maximum and minimum values to eliminate frapezoidal approximation for ITl and IT2.
- the resulting signal is extended to four bits and subtracted from a fixed value of 12 10 .
- the result is compared with a fast 4-bit counter, clearing the PWM output signal when equal, and setting it when zero.
- the resulting PWM waveform is shown in Figure 21 for the minimum, median (50%) and maximum pulse widths, corresponding to an FIR output of 1, 4 and 7 respectively.
- the FIR filter is a 7-tap FTR filter with unit coefficients, clocked at 1/76 the transmitter rate.
- FSK data is first converted from 1-bit [0,1] to 2-bit two's complement sequence with range [-1,+1].
- the filter equation is
- the resulting sequence grows to 4-bit, with a range in [-7,+7].
- the sequence is finally reduced to three bits in the range [1 ,7] as Ulusfrated in Figure 22.
- the trapezoidal waveform that emerges from the FIR filter is designed to fit within the minimum and maximum boundariy specifications for the HART signal, as iUustrated in Figure 23.
- the DTASC can be tested in a system loopback mode, in which each channel receives data transmitted by a near neighbor.
- the receiver input in each chanel is thus effectively disconnected from its external pin.
- the connection topology is iUustrated in Figure 24.
- This loopback configuration is programmed in the GENERAL TEST REGISTER of the SYSTEM REGISTER block writing the Internal Dual Tone System Loopback bit high.
- AU eight TXON output signals from the DTASC are deasserted low during system loopback, turning off the external line driver. This allows online system loopback testing.
- the CommConfrol ASIC does not have dedicated package pins connecting to the dual tone block. Instead, the general purpose IO_SIG 31 . 0 pins must be appropriately programmed to route inputs and outputs to and from the block. Internal tone input RXSD 7 . 0 , tone output TXQ 7 . 0 and transmit enable TXON 7 . 0 signals in all eight dual tone channels may be routed to any external IO_SIG 3 ⁇ . 0 pins.
- ⁇ is an appropriate delay parameter.
- x(t) is ⁇ 1
- FSK consists of ones and zeroes. Multiplication in the domain of ⁇ 1 is equivalent to the XOR logic operation in the domain of ones and zeroes.
- the Pin Multiplexer Controller consists of 32 registers. Each register controls the function of one of the 32 1/ 0 pins of the ASIC. It controls whether the pin is an input or an output and which internal function block is connected to the pin. A bit in the register can be set to invert the signal to or from the I/O pin. A block diagram of one pin controUers is shown in Figure 25.
- Din, Dout, Sclk refer to SPI functions.
- the first selection block controls which function is connected to the second mux.
- the second mux controls which channel's function is connected to the physical I/O Pin.
- Din, ScU ⁇ Dout, DACs, ADCsel are driven by state machines, not by the processor.
- Pulse In is read by the pulse counter/period measurement section.
- Discrete input and Discrete output are read and written to respectively by the processor.
- the mapping of the I/O bit, Inversion bit and I/O mux confrol bits for each pin to registers is shown in Figure 26. A memory map of these registers is shown in the table below:
- Each physical IO_SIG31 -0 pin of the CommControl ASIC package can be routed to any one of several SPI channel functions, discrete input or output bit, or pulse input channel.
- the pin may be routed to either the SPI clock, data in, or data out.
- the physical pin may be routed to any one of four ADC select lines or any one of four DAC select lines, hi the case of the group isolated analog inputs, the physical pin may also be routed to ADCsel. This is iUustrated in Figure 27. Described above are methods and apparatus for communication across an isolation barrier meeting the objects set forth above, among others.
- the Ulusfrated embodiment is merely an example of the invention and that other embodiments, incorporating changes therein, also faU within the scope of the invention.
- inductive elements other than transformers may be used to carry the pulse width modulated and ampUtude modulated signals between the control devices.
- the Ulusfrated methods and apparatus can be used in control appUcations other than process confrol, e.g., industrial, environmental and other confrol applications.
- PWM signals can be used to transfer information in both directions between the confrol devices.
- the methods and apparatus discussed herein may be utilized for communications between any variety of control devices, not just confroUers and field devices.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Dc Digital Transmission (AREA)
- Communication Control (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Near-Field Transmission Systems (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2002233990A AU2002233990A1 (en) | 2000-11-16 | 2001-11-16 | Control system methods and apparatus for inductive communication across an isolation barrier |
EP01984996.7A EP1334411B1 (en) | 2000-11-16 | 2001-11-16 | Apparatus, control system and method for inductive communication across an isolation barrier |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US24914500P | 2000-11-16 | 2000-11-16 | |
US60/249,145 | 2000-11-16 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2002041086A2 WO2002041086A2 (en) | 2002-05-23 |
WO2002041086A3 WO2002041086A3 (en) | 2002-09-06 |
WO2002041086A9 true WO2002041086A9 (en) | 2003-05-01 |
Family
ID=22942223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/047308 WO2002041086A2 (en) | 2000-11-16 | 2001-11-16 | Control system methods and apparatus for inductive communication across an isolation barrier |
Country Status (4)
Country | Link |
---|---|
US (4) | US7372914B2 (en) |
EP (1) | EP1334411B1 (en) |
AU (1) | AU2002233990A1 (en) |
WO (1) | WO2002041086A2 (en) |
Families Citing this family (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0825506B1 (en) | 1996-08-20 | 2013-03-06 | Invensys Systems, Inc. | Methods and apparatus for remote process control |
US7089530B1 (en) | 1999-05-17 | 2006-08-08 | Invensys Systems, Inc. | Process control configuration system with connection validation and configuration |
AU5273100A (en) | 1999-05-17 | 2000-12-05 | Foxboro Company, The | Methods and apparatus for control configuration with versioning, security, composite blocks, edit selection, object swapping, formulaic values and other aspects |
US6788980B1 (en) | 1999-06-11 | 2004-09-07 | Invensys Systems, Inc. | Methods and apparatus for control using control devices that provide a virtual machine environment and that communicate via an IP network |
US7372914B2 (en) | 2000-11-16 | 2008-05-13 | Invensys Systems, Inc. | Control system methods and apparatus for inductive communication across an isolation barrier |
US7761923B2 (en) | 2004-03-01 | 2010-07-20 | Invensys Systems, Inc. | Process control methods and apparatus for intrusion detection, protection and network hardening |
US7057543B2 (en) * | 2004-04-29 | 2006-06-06 | Invensys Systems, Inc. | Low power method and interface for generating analog waveforms |
US7821428B2 (en) * | 2004-06-03 | 2010-10-26 | Silicon Laboratories Inc. | MCU with integrated voltage isolator and integrated galvanically isolated asynchronous serial data link |
SE528735C2 (en) * | 2005-06-13 | 2007-02-06 | Roland Braennstroem | Measuring device for measuring pollutants in a liquid |
DE102005041455A1 (en) * | 2005-08-31 | 2007-03-15 | Abb Patent Gmbh | Automated device e.g. field device and control device, has first program assigned to microcontroller for conversion of data bit stream and second program assigned to microcontroller for recognition of frequency-modulated line signal |
DE102005043482A1 (en) * | 2005-09-13 | 2007-03-15 | Abb Patent Gmbh | Automation technology device for communication among of spatially distributed functional units, has ladder network with monoflop, scanning device, low-pass filter and comparator, for reconstruction of received data |
DE102005043481A1 (en) * | 2005-09-13 | 2007-03-15 | Abb Patent Gmbh | Automation technical device e.g. protocol converter, for use as component of higher-level device, has counter and microcontroller, where program execution of microcontroller is interrupted by interrupt request for handling counter |
DE102005043485A1 (en) | 2005-09-13 | 2007-03-15 | Abb Patent Gmbh | Automation technical equipment has several spatial distributed functional units whereby they communicate with each other by means of common transmission protocol |
EP1777644B1 (en) | 2005-10-20 | 2009-01-21 | Oticon A/S | System and method for driving an antenna |
WO2007123753A2 (en) | 2006-03-30 | 2007-11-01 | Invensys Systems, Inc. | Digital data processing apparatus and methods for improving plant performance |
US7589435B2 (en) * | 2006-08-02 | 2009-09-15 | Cisco Technology, Inc. | Reporting power requirements of a powered device |
DE102006060447A1 (en) * | 2006-12-19 | 2008-06-26 | Endress + Hauser Wetzer Gmbh + Co. Kg | Two-wire field device for process automation technology for connecting at least one sensor element |
DE102007046560A1 (en) * | 2007-09-28 | 2009-04-02 | Siemens Ag | Field device with an analog output |
DE102007060555A1 (en) | 2007-12-13 | 2009-06-18 | Endress + Hauser Wetzer Gmbh + Co Kg | Device for transmitting electrical energy and information |
WO2009086528A2 (en) * | 2007-12-28 | 2009-07-09 | Spectrum Controls, Inc. | Micro-controller with fsk modem |
CN104407518B (en) | 2008-06-20 | 2017-05-31 | 因文西斯系统公司 | The system and method interacted to the reality and Simulation Facility for process control |
JP4766349B2 (en) * | 2008-12-05 | 2011-09-07 | 横河電機株式会社 | Field equipment |
US8127060B2 (en) | 2009-05-29 | 2012-02-28 | Invensys Systems, Inc | Methods and apparatus for control configuration with control objects that are fieldbus protocol-aware |
US8463964B2 (en) | 2009-05-29 | 2013-06-11 | Invensys Systems, Inc. | Methods and apparatus for control configuration with enhanced change-tracking |
US8073991B2 (en) * | 2010-01-14 | 2011-12-06 | General Electric Company | Isolated HART interface with programmable data flow |
EP2771975A4 (en) * | 2010-03-18 | 2018-03-21 | Mactek Corporation | Frequency shift keying modulation and demodulation |
JP2012014388A (en) * | 2010-06-30 | 2012-01-19 | Yamatake Corp | Process control system having equipment monitoring function |
US8331855B2 (en) | 2010-07-12 | 2012-12-11 | Invensys Systems, Inc. | Methods and apparatus for process control with improved communication links |
US9095002B2 (en) | 2010-07-12 | 2015-07-28 | Invensys Systems, Inc. | Methods and apparatus for process control with improved communication links |
US9000675B2 (en) | 2010-09-21 | 2015-04-07 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Transmitting and receiving digital and analog signals across an isolator |
US8847503B2 (en) | 2010-09-21 | 2014-09-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Transmitting and receiving digital and analog signals across an isolator |
US20120253481A1 (en) * | 2011-03-29 | 2012-10-04 | General Electric Company | Hart channel interface component including redundancy |
FR2984661B1 (en) * | 2011-12-19 | 2013-12-20 | Valeo Sys Controle Moteur Sas | METHOD OF COMMUNICATING BETWEEN AT LEAST ONE FIRST SYSTEM AND AT LEAST ONE SECOND SYSTEM THROUGH A FULL DUPLEX SYNCHRONOUS SERIAL LINK |
RU2475951C1 (en) * | 2011-12-28 | 2013-02-20 | Российская Федерация, от имени которой выступает Государственная корпорация по атомной энергии "Росатом" | Unit of transformer decoupling |
KR101502759B1 (en) * | 2012-03-30 | 2015-03-24 | 한국전자통신연구원 | Data transmitting device, data receiving device and data transmitting method |
CN104904087B (en) | 2012-10-26 | 2017-09-08 | 联发科技(新加坡)私人有限公司 | Communication system in wireless power transfer frequency |
US10411831B2 (en) | 2012-10-26 | 2019-09-10 | Mediatek Singapore Pte. Ltd. | Wireless power transfer in-band communication system |
US8750427B1 (en) * | 2012-11-16 | 2014-06-10 | Honeywell International Inc. | Apparatus and method for demodulation of FSK signals |
WO2014160161A1 (en) * | 2013-03-14 | 2014-10-02 | Rosemount Inc. | Communications unit for an industrial process network |
US9496926B2 (en) * | 2013-05-24 | 2016-11-15 | Texas Instruments Incorporated | Galvanic isolator |
US20150008906A1 (en) * | 2013-07-03 | 2015-01-08 | Dennis K. Briefer | Position sensing device |
US9209842B2 (en) * | 2013-09-09 | 2015-12-08 | Texas Instruments Incorporated | Method and circuitry for transmitting data |
US9544027B2 (en) * | 2014-02-19 | 2017-01-10 | Texas Instruments Incorporated | Loop powered transmitter with a single tap data isolation transformer and unipolar voltage converters |
US9246534B2 (en) | 2014-02-19 | 2016-01-26 | Texas Instruments Incorporated | Controling Tx/Rx mode in serial half-duplex UART separately from host |
US9531280B2 (en) | 2014-05-09 | 2016-12-27 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Isolation device and system |
DE102015112097A1 (en) | 2014-07-25 | 2016-01-28 | Minnetronix, Inc. | power scale |
DE102015112098A1 (en) | 2014-07-25 | 2016-01-28 | Minnetronix, Inc. | Coil parameters and control |
US9106488B1 (en) * | 2014-08-23 | 2015-08-11 | Smart Embedded Systems, Inc. | Energy efficient highway addressable remote transducer soft modem |
WO2016048423A1 (en) | 2014-09-24 | 2016-03-31 | Analog Devices, Inc. | Circuits and systems for multiplexed isolator communication |
US9397871B2 (en) | 2014-09-30 | 2016-07-19 | Infineon Technologies Ag | Communication devices |
US10467839B2 (en) * | 2014-10-21 | 2019-11-05 | CoinedBox, Inc. | Systems and methods for coin counting |
US9520920B2 (en) | 2014-10-27 | 2016-12-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Transmitting and receiving digital and analog signals across an isolator using amplitude modulation |
JP6135940B2 (en) * | 2014-11-12 | 2017-05-31 | 横河電機株式会社 | I / O module |
US9513319B1 (en) * | 2014-11-25 | 2016-12-06 | Cypress Semiconductor Corporation | Systems, methods, and devices for energy and power metering |
US10014872B2 (en) | 2014-12-03 | 2018-07-03 | Ge Intelligent Platforms, Inc. | Universal input and output interface |
US10342908B2 (en) | 2015-01-14 | 2019-07-09 | Minnetronix, Inc. | Distributed transformer |
DE102016100534A1 (en) | 2015-01-16 | 2016-07-21 | Vlad BLUVSHTEIN | Data transmission in a transcutaneous energy transmission system |
US9699868B2 (en) * | 2015-03-31 | 2017-07-04 | Infineon Technologies Austria Ag | Single isolation element for multiple interface standards |
DE102016106657A1 (en) | 2015-04-14 | 2016-10-20 | Minnetronix, Inc. | REPEATER RESONANCE CIRCUIT |
FR3035290B1 (en) * | 2015-04-16 | 2018-11-30 | Airbus Operations | ELECTRONIC CARD AND CORRESPONDING SIGNAL ACQUISITION AND GENERATION SYSTEM COMPRISING ONE OR MORE DIGITAL PROGRAMMABLE MATRIX SWITCHES |
US20170176534A1 (en) * | 2015-12-18 | 2017-06-22 | Intel Corporation | Self-characterizing high-speed communication interfaces |
US9705697B1 (en) * | 2016-03-14 | 2017-07-11 | Cypress Semiconductor Corporation | Transceiver for communication and method for controlling communication |
US10503668B2 (en) * | 2016-10-18 | 2019-12-10 | Honeywell International Inc. | Intelligent field input/output (I/O) terminal for industrial control and related system and method |
DE102019131603A1 (en) * | 2019-11-22 | 2021-05-27 | WAGO Verwaltungsgesellschaft mit beschränkter Haftung | DEVICE AND METHOD FOR BUFFERED TRANSMISSION OF DATA |
EP4117189A1 (en) * | 2021-07-08 | 2023-01-11 | Abb Schweiz Ag | Communication barrier arrangment and method for its operation |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3623160A (en) * | 1969-09-17 | 1971-11-23 | Sanders Associates Inc | Data modulator employing sinusoidal synthesis |
US3633115A (en) * | 1970-04-22 | 1972-01-04 | Itt | Digital voltage controlled oscillator producing an output clock which follows the phase variation of an input clock |
US3942168A (en) * | 1975-01-31 | 1976-03-02 | Westinghouse Electric Corporation | Distribution network power line communication system |
US4218771A (en) * | 1978-12-04 | 1980-08-19 | Rockwell International Corporation | Automatic clock positioning circuit for a digital data transmission system |
DE3121444A1 (en) * | 1981-05-29 | 1982-12-16 | Siemens AG, 1000 Berlin und 8000 München | METHOD AND ARRANGEMENT FOR DEMODULATING FSK SIGNALS |
US4538283A (en) * | 1983-07-26 | 1985-08-27 | Rockwell International Corporation | Adaptive equalizer suitable for use with fiber optics |
US4596022A (en) * | 1983-08-25 | 1986-06-17 | The Microperipheral Corporation | FSK data communication system |
US4689801A (en) * | 1983-10-11 | 1987-08-25 | American Standard Inc. | Microprocessor FSK data communications module |
US4584695A (en) * | 1983-11-09 | 1986-04-22 | National Semiconductor Corporation | Digital PLL decoder |
US4898158A (en) * | 1987-05-15 | 1990-02-06 | Medical Engineering Corporation | Penile implant with improved pressure relief valve |
US4899158A (en) * | 1987-09-26 | 1990-02-06 | Matsushita Electric Works, Ltd. | Moving object discriminating system |
US4821297A (en) * | 1987-11-19 | 1989-04-11 | American Telephone And Telegraph Company, At&T Bell Laboratories | Digital phase locked loop clock recovery scheme |
JPH01137852A (en) * | 1987-11-25 | 1989-05-30 | Omron Tateisi Electron Co | Modem equipment |
US4897854A (en) * | 1989-02-24 | 1990-01-30 | General Instrument Corporation | Alternate pulse inversion encoding scheme for serial data transmission |
FR2688930B1 (en) * | 1992-03-23 | 1995-06-16 | Alcatel Satmam | ELECTRICAL CONTACTLESS CONNECTION DEVICE. |
US6151689A (en) * | 1992-12-17 | 2000-11-21 | Tandem Computers Incorporated | Detecting and isolating errors occurring in data communication in a multiple processor system |
US5432480A (en) * | 1993-04-08 | 1995-07-11 | Northern Telecom Limited | Phase alignment methods and apparatus |
US5554945A (en) * | 1994-02-15 | 1996-09-10 | Rambus, Inc. | Voltage controlled phase shifter with unlimited range |
US5481563A (en) * | 1994-03-14 | 1996-01-02 | Network Systems Corporation | Jitter measurement using a statistically locked loop |
ATE187824T1 (en) | 1994-10-24 | 2000-01-15 | Fisher Rosemount Systems Inc | DEVICE THAT ALLOWS ACCESS TO FIELD DEVICES IN A DISTRIBUTED CONTROL SYSTEM |
US5793963A (en) | 1994-10-24 | 1998-08-11 | Fisher Rosemount Systems, Inc. | Apparatus for providing non-redundant secondary access to field devices in a distributed control system |
US5455540A (en) * | 1994-10-26 | 1995-10-03 | Cypress Semiconductor Corp. | Modified bang-bang phase detector with ternary output |
US5870445A (en) * | 1995-12-27 | 1999-02-09 | Raytheon Company | Frequency independent clock synchronizer |
US5838722A (en) * | 1996-04-24 | 1998-11-17 | Aeroflex, Inc. | Monolithic transceiver including feedback control |
US5896391A (en) * | 1996-12-19 | 1999-04-20 | Northern Telecom Limited | Forward error correction assisted receiver optimization |
US6021162A (en) * | 1997-10-01 | 2000-02-01 | Rosemount Inc. | Vortex serial communications |
US5900683A (en) | 1997-12-23 | 1999-05-04 | Ford Global Technologies, Inc. | Isolated gate driver for power switching device and method for carrying out same |
US6295272B1 (en) * | 1998-04-20 | 2001-09-25 | Gadzoox Networks, Inc. | Subchannel modulation scheme for carrying management and control data outside the regular data channel |
US6260162B1 (en) * | 1998-10-31 | 2001-07-10 | Advanced Micro Devices, Inc. | Test mode programmable reset for a watchdog timer |
DE19929419C2 (en) * | 1999-06-26 | 2003-08-07 | Sci Worx Gmbh | Synchronous communication bus and method for synchronous communication between circuit modules |
US6823028B1 (en) * | 2000-05-12 | 2004-11-23 | National Semiconductor Corporation | Digitally controlled automatic gain control system for use in an analog front-end of a receiver |
US6297691B1 (en) * | 2000-06-09 | 2001-10-02 | Rosemount Inc. | Method and apparatus for demodulating coherent and non-coherent modulated signals |
US6348876B1 (en) * | 2000-06-22 | 2002-02-19 | Halliburton Energy Services, Inc. | Burst QAM downhole telemetry system |
US7372914B2 (en) * | 2000-11-16 | 2008-05-13 | Invensys Systems, Inc. | Control system methods and apparatus for inductive communication across an isolation barrier |
DE602004003488T2 (en) * | 2004-07-13 | 2007-03-29 | Alcatel | Band limited FSK modulation method |
-
2001
- 2001-11-16 US US10/010,061 patent/US7372914B2/en active Active
- 2001-11-16 AU AU2002233990A patent/AU2002233990A1/en not_active Abandoned
- 2001-11-16 EP EP01984996.7A patent/EP1334411B1/en not_active Expired - Lifetime
- 2001-11-16 WO PCT/US2001/047308 patent/WO2002041086A2/en not_active Application Discontinuation
-
2007
- 2007-12-14 US US11/956,546 patent/US7684475B2/en not_active Expired - Lifetime
-
2010
- 2010-02-04 US US12/700,233 patent/US8208577B2/en not_active Expired - Lifetime
-
2012
- 2012-06-26 US US13/533,509 patent/US8514964B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
AU2002233990A1 (en) | 2002-05-27 |
US20130163688A1 (en) | 2013-06-27 |
US20100284485A1 (en) | 2010-11-11 |
US8208577B2 (en) | 2012-06-26 |
US7372914B2 (en) | 2008-05-13 |
EP1334411A4 (en) | 2009-03-04 |
EP1334411A2 (en) | 2003-08-13 |
US20020150156A1 (en) | 2002-10-17 |
US8514964B2 (en) | 2013-08-20 |
EP1334411B1 (en) | 2014-09-10 |
US20080151973A1 (en) | 2008-06-26 |
US7684475B2 (en) | 2010-03-23 |
WO2002041086A2 (en) | 2002-05-23 |
WO2002041086A3 (en) | 2002-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1334411B1 (en) | Apparatus, control system and method for inductive communication across an isolation barrier | |
EP2225862B1 (en) | Micro-controller with fsk modem | |
US8831145B2 (en) | Hart transmitter/receiver systems | |
TW437173B (en) | Method and apparatus for encoding and decoding a bit sequence for transmission over pots wiring | |
US9203665B1 (en) | Resource optimization by implementing multiple instances of a soft modem with a single microcontroller | |
CA1065061A (en) | Cpu-1/0 bus interface for a data processing system | |
WO1990015394A1 (en) | Appliance interface for exchanging data | |
US9184965B1 (en) | Energy efficient highway addressable remote transducer soft modem | |
US7327781B2 (en) | Universal intelligent modem | |
US6581100B1 (en) | System and method for communication parameter determination | |
KR20170137735A (en) | Clock and data recovery for pulse based multi-wire link | |
EP1039704B1 (en) | Data modulation with provision of a symbol timing reference | |
US5922061A (en) | Methods and apparatus for implementing high speed data communications | |
US6332173B2 (en) | UART automatic parity support for frames with address bits | |
US5455700A (en) | Regenerative communication channel extender | |
US20070150626A1 (en) | Automation device | |
CN115567039A (en) | Control circuit for pulse acquisition and flexible pulse generation | |
WO2001008343A9 (en) | Integrated modem and line-isolation circuitry and associated method | |
US7020187B1 (en) | Integrated modem and line-isolation circuitry with HDLC framing and associated method | |
US5471507A (en) | Circuit for detecting object signal from input signal | |
KR200184113Y1 (en) | Switching apparatus for data transmitting port | |
CN104393873B (en) | For improving the device and correlation technique of the signal communication in electronic circuit | |
JPH09238122A (en) | Contact information multiplex transmitter | |
KR940000644Y1 (en) | Adapter of home automation system | |
Rauchhaupt et al. | A data acquisition node using CAN with integrated power transmission |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
COP | Corrected version of pamphlet |
Free format text: PAGES 1/29-29/29, DRAWINGS, REPLACED BY NEW PAGES 1/22-22/22; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001984996 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2001984996 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: JP |