WO2002056337A1 - Chromium adhesion layer for copper vias in low-k technology - Google Patents
Chromium adhesion layer for copper vias in low-k technology Download PDFInfo
- Publication number
- WO2002056337A1 WO2002056337A1 PCT/US2001/047815 US0147815W WO02056337A1 WO 2002056337 A1 WO2002056337 A1 WO 2002056337A1 US 0147815 W US0147815 W US 0147815W WO 02056337 A1 WO02056337 A1 WO 02056337A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- copper
- depositing
- low
- liner layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2003-7008998A KR100538748B1 (en) | 2001-01-11 | 2001-12-13 | Chromium adhesion layer for copper vias in low-k technology |
JP2002556909A JP4558272B2 (en) | 2001-01-11 | 2001-12-13 | Chrome adhesion layer for copper vias in low dielectric constant technology |
EP01990114A EP1356498A4 (en) | 2001-01-11 | 2001-12-13 | Chromium adhesion layer for copper vias in low-k technology |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/759,017 US6539625B2 (en) | 2001-01-11 | 2001-01-11 | Chromium adhesion layer for copper vias in low-k technology |
US09/759,017 | 2001-01-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002056337A1 true WO2002056337A1 (en) | 2002-07-18 |
Family
ID=25054065
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/047815 WO2002056337A1 (en) | 2001-01-11 | 2001-12-13 | Chromium adhesion layer for copper vias in low-k technology |
Country Status (7)
Country | Link |
---|---|
US (1) | US6539625B2 (en) |
EP (1) | EP1356498A4 (en) |
JP (1) | JP4558272B2 (en) |
KR (1) | KR100538748B1 (en) |
CN (1) | CN1263109C (en) |
TW (1) | TW516203B (en) |
WO (1) | WO2002056337A1 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7279411B2 (en) * | 2005-11-15 | 2007-10-09 | International Business Machines Corporation | Process for forming a redundant structure |
US7892972B2 (en) * | 2006-02-03 | 2011-02-22 | Micron Technology, Inc. | Methods for fabricating and filling conductive vias and conductive vias so formed |
US7919409B2 (en) * | 2008-08-15 | 2011-04-05 | Air Products And Chemicals, Inc. | Materials for adhesion enhancement of copper film on diffusion barriers |
US8242600B2 (en) * | 2009-05-19 | 2012-08-14 | International Business Machines Corporation | Redundant metal barrier structure for interconnect applications |
TWI414047B (en) * | 2010-03-17 | 2013-11-01 | Ind Tech Res Inst | Electronic device package structure and method of fabrication thereof |
KR20140005222A (en) * | 2010-12-30 | 2014-01-14 | 쓰리엠 이노베이티브 프로퍼티즈 컴파니 | Apparatus and method for laser cutting using a support member having a gold facing layer |
US8575000B2 (en) * | 2011-07-19 | 2013-11-05 | SanDisk Technologies, Inc. | Copper interconnects separated by air gaps and method of making thereof |
US8835306B2 (en) * | 2013-02-01 | 2014-09-16 | GlobalFoundries, Inc. | Methods for fabricating integrated circuits having embedded electrical interconnects |
JP2021040092A (en) | 2019-09-05 | 2021-03-11 | キオクシア株式会社 | Semiconductor device and method for manufacturing the same |
CN110767604B (en) * | 2019-10-31 | 2022-03-18 | 厦门市三安集成电路有限公司 | Compound semiconductor device and back copper processing method of compound semiconductor device |
DE102021100529A1 (en) * | 2020-08-13 | 2022-02-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | TSV STRUCTURE AND METHODS OF FORMING THEREOF |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4396900A (en) * | 1982-03-08 | 1983-08-02 | The United States Of America As Represented By The Secretary Of The Navy | Thin film microstrip circuits |
US5153986A (en) * | 1991-07-17 | 1992-10-13 | International Business Machines | Method for fabricating metal core layers for a multi-layer circuit board |
US5503286A (en) * | 1994-06-28 | 1996-04-02 | International Business Machines Corporation | Electroplated solder terminal |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917707A (en) * | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
JPS6341049A (en) * | 1986-08-05 | 1988-02-22 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Multilayer circuit with via contacts |
US5231751A (en) * | 1991-10-29 | 1993-08-03 | International Business Machines Corporation | Process for thin film interconnect |
US6336269B1 (en) * | 1993-11-16 | 2002-01-08 | Benjamin N. Eldridge | Method of fabricating an interconnection element |
TW369672B (en) * | 1997-07-28 | 1999-09-11 | Hitachi Ltd | Wiring board and its manufacturing process, and electrolysis-free electroplating method |
US6265779B1 (en) * | 1998-08-11 | 2001-07-24 | International Business Machines Corporation | Method and material for integration of fuorine-containing low-k dielectrics |
JP3481877B2 (en) * | 1999-02-25 | 2003-12-22 | 日本電信電話株式会社 | Wiring structure and method of manufacturing the same |
US6245655B1 (en) * | 1999-04-01 | 2001-06-12 | Cvc Products, Inc. | Method for planarized deposition of a material |
US6263566B1 (en) * | 1999-05-03 | 2001-07-24 | Micron Technology, Inc. | Flexible semiconductor interconnect fabricated by backslide thinning |
-
2001
- 2001-01-11 US US09/759,017 patent/US6539625B2/en not_active Expired - Fee Related
- 2001-12-13 WO PCT/US2001/047815 patent/WO2002056337A1/en active IP Right Grant
- 2001-12-13 EP EP01990114A patent/EP1356498A4/en not_active Withdrawn
- 2001-12-13 CN CNB018219020A patent/CN1263109C/en not_active Expired - Fee Related
- 2001-12-13 JP JP2002556909A patent/JP4558272B2/en not_active Expired - Fee Related
- 2001-12-13 KR KR10-2003-7008998A patent/KR100538748B1/en not_active IP Right Cessation
-
2002
- 2002-01-08 TW TW091100147A patent/TW516203B/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4396900A (en) * | 1982-03-08 | 1983-08-02 | The United States Of America As Represented By The Secretary Of The Navy | Thin film microstrip circuits |
US5153986A (en) * | 1991-07-17 | 1992-10-13 | International Business Machines | Method for fabricating metal core layers for a multi-layer circuit board |
US5503286A (en) * | 1994-06-28 | 1996-04-02 | International Business Machines Corporation | Electroplated solder terminal |
Non-Patent Citations (1)
Title |
---|
See also references of EP1356498A4 * |
Also Published As
Publication number | Publication date |
---|---|
US20020088117A1 (en) | 2002-07-11 |
CN1263109C (en) | 2006-07-05 |
KR100538748B1 (en) | 2005-12-26 |
EP1356498A1 (en) | 2003-10-29 |
JP4558272B2 (en) | 2010-10-06 |
CN1486504A (en) | 2004-03-31 |
US6539625B2 (en) | 2003-04-01 |
JP2004523891A (en) | 2004-08-05 |
EP1356498A4 (en) | 2009-05-13 |
TW516203B (en) | 2003-01-01 |
KR20040012705A (en) | 2004-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7250683B2 (en) | Method to solve via poisoning for porous low-k dielectric | |
JP6029802B2 (en) | Method for manufacturing interconnect structure for integrated circuit | |
US7514354B2 (en) | Methods for forming damascene wiring structures having line and plug conductors formed from different materials | |
US7553739B2 (en) | Integration control and reliability enhancement of interconnect air cavities | |
US20060178002A1 (en) | Methods for forming dual damascene wiring for semiconductor devices using protective via capping layer | |
US7259090B2 (en) | Copper damascene integration scheme for improved barrier layers | |
JP2011061228A (en) | High reliability low dielectric constant interconnect structure provided with hybrid dielectric body | |
JP2004527909A (en) | Damascene process using dielectric barrier film | |
KR19980086535A (en) | How to prevent copper contamination of integrated circuit structures | |
EP1263035A1 (en) | Method for sealing via sidewalls in porous low-k dielectric layers | |
US20080251929A1 (en) | Semiconductor Device and Semiconductor Device Manufacturing Method | |
US20060027924A1 (en) | Metallization layers for crack prevention and reduced capacitance | |
US6539625B2 (en) | Chromium adhesion layer for copper vias in low-k technology | |
US20050054188A1 (en) | Semiconductor device and method of manufacturing the same | |
US6383929B1 (en) | Copper vias in low-k technology | |
US6586347B1 (en) | Method and structure to improve the reliability of multilayer structures of FSG (F-doped SiO2) dielectric layers and metal layers in semiconductor integrated circuits | |
US20020127849A1 (en) | Method of manufacturing dual damascene structure | |
EP1744359A1 (en) | Interconnect structure having cavities in its dielectric portion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020037008998 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 018219020 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002556909 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001990114 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2001990114 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1020037008998 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020037008998 Country of ref document: KR |