WO2002075336A3 - Test system algorithmic program generators - Google Patents
Test system algorithmic program generators Download PDFInfo
- Publication number
- WO2002075336A3 WO2002075336A3 PCT/US2002/008539 US0208539W WO02075336A3 WO 2002075336 A3 WO2002075336 A3 WO 2002075336A3 US 0208539 W US0208539 W US 0208539W WO 02075336 A3 WO02075336 A3 WO 02075336A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- test
- data
- test system
- associating
- integrated circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31708—Analysis of signal quality
- G01R31/31709—Jitter measurements; Jitter generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31922—Timing generation or clock distribution
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31937—Timing aspects, e.g. measuring propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/10—Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0401—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals in embedded memories
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02713881A EP1377840A2 (en) | 2001-03-20 | 2002-03-19 | Test system algorithmic program generators |
AU2002245706A AU2002245706A1 (en) | 2001-03-20 | 2002-03-19 | Test system algorithmic program generators |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US27767501P | 2001-03-20 | 2001-03-20 | |
US60/277,675 | 2001-03-20 | ||
US27779501P | 2001-03-21 | 2001-03-21 | |
US60/277,795 | 2001-03-21 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2002075336A2 WO2002075336A2 (en) | 2002-09-26 |
WO2002075336A3 true WO2002075336A3 (en) | 2003-11-06 |
WO2002075336A9 WO2002075336A9 (en) | 2004-02-12 |
Family
ID=26958642
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/008539 WO2002075336A2 (en) | 2001-03-20 | 2002-03-19 | Test system algorithmic program generators |
PCT/US2002/008627 WO2002075337A2 (en) | 2001-03-20 | 2002-03-19 | Low-jitter clock for test system |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/008627 WO2002075337A2 (en) | 2001-03-20 | 2002-03-19 | Low-jitter clock for test system |
Country Status (7)
Country | Link |
---|---|
US (2) | US7143326B2 (en) |
EP (2) | EP1377841B1 (en) |
CN (1) | CN1527948A (en) |
AU (2) | AU2002245706A1 (en) |
DE (1) | DE60204556D1 (en) |
TW (2) | TWI243247B (en) |
WO (2) | WO2002075336A2 (en) |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030160826A1 (en) * | 2002-02-26 | 2003-08-28 | Sun Microsystems, Inc. | Method, apparatus and computer product to organize data on a display and facilitate testing of an integrated circuit design |
US7313739B2 (en) * | 2002-12-31 | 2007-12-25 | Analog Devices, Inc. | Method and apparatus for testing embedded cores |
US7184915B2 (en) * | 2003-03-20 | 2007-02-27 | Qualcomm, Incorporated | Tiered built-in self-test (BIST) architecture for testing distributed memory modules |
US7392442B2 (en) | 2003-03-20 | 2008-06-24 | Qualcomm Incorporated | Built-in self-test (BIST) architecture having distributed interpretation and generalized command protocol |
JP4332392B2 (en) * | 2003-09-12 | 2009-09-16 | 株式会社アドバンテスト | Test equipment |
US7117415B2 (en) * | 2004-01-15 | 2006-10-03 | International Business Machines Corporation | Automated BIST test pattern sequence generator software system and method |
US7246025B2 (en) * | 2004-01-28 | 2007-07-17 | Texas Instruments Incorporated | Method and apparatus for synchronizing signals in a testing system |
KR100594240B1 (en) | 2004-01-29 | 2006-06-30 | 삼성전자주식회사 | Panel driving circuit for generating panel test pattern and panel test method thereof |
US6991161B2 (en) * | 2004-06-23 | 2006-01-31 | Paul Pazniokas | Electronic voting apparatus, system and method |
EP1752779B1 (en) * | 2004-06-24 | 2008-08-06 | Verigy (Singapore) Pte. Ltd. | Per-pin clock synthesis |
US7664166B2 (en) * | 2004-12-17 | 2010-02-16 | Rambus Inc. | Pleisiochronous repeater system and components thereof |
US7228446B2 (en) * | 2004-12-21 | 2007-06-05 | Packet Digital | Method and apparatus for on-demand power management |
US7337335B2 (en) * | 2004-12-21 | 2008-02-26 | Packet Digital | Method and apparatus for on-demand power management |
US7375569B2 (en) * | 2005-09-21 | 2008-05-20 | Leco Corporation | Last stage synchronizer system |
US20070080697A1 (en) * | 2005-09-27 | 2007-04-12 | Sony Corporation | Semiconductor device tester pin contact resistance measurement |
US8542050B2 (en) * | 2005-10-28 | 2013-09-24 | Sony Corporation | Minimized line skew generator |
KR100735920B1 (en) * | 2005-12-28 | 2007-07-06 | 삼성전자주식회사 | Device test apparatus and method, and interface apparatus thereof |
US7516385B2 (en) * | 2006-04-28 | 2009-04-07 | Sony Corporation | Test semiconductor device in full frequency with half frequency tester |
US7449876B2 (en) * | 2006-05-03 | 2008-11-11 | Agilent Technologies, Inc. | Swept-frequency measurements with improved speed using synthetic instruments |
US7809052B2 (en) * | 2006-07-27 | 2010-10-05 | Cypress Semiconductor Corporation | Test circuit, system, and method for testing one or more circuit components arranged upon a common printed circuit board |
US7889824B2 (en) * | 2006-09-28 | 2011-02-15 | Intel Corporation | System and method for alignment of clock to data |
US7577231B2 (en) * | 2007-03-16 | 2009-08-18 | International Business Machines Corporation | Clock multiplier structure for fixed speed testing of integrated circuits |
US7788564B2 (en) * | 2007-10-12 | 2010-08-31 | Teradyne, Inc. | Adjustable test pattern results latency |
US8312299B2 (en) | 2008-03-28 | 2012-11-13 | Packet Digital | Method and apparatus for dynamic power management control using serial bus management protocols |
US7882406B2 (en) * | 2008-05-09 | 2011-02-01 | Lsi Corporation | Built in test controller with a downloadable testing program |
US8156391B2 (en) * | 2008-05-27 | 2012-04-10 | Lsi Corporation | Data controlling in the MBIST chain architecture |
US8046643B2 (en) * | 2008-06-09 | 2011-10-25 | Lsi Corporation | Transport subsystem for an MBIST chain architecture |
KR101214034B1 (en) * | 2008-09-05 | 2012-12-20 | 가부시키가이샤 어드밴티스트 | Testing apparatus and test method |
US20110099407A1 (en) * | 2009-10-28 | 2011-04-28 | Ati Technologies Ulc | Apparatus for High Speed Data Multiplexing in a Processor |
CN103116124B (en) * | 2011-11-17 | 2016-05-18 | 国民技术股份有限公司 | Can self calibration chip, crystal oscillator calibration test system and the calibration steps of inner crystal oscillator |
WO2015081980A1 (en) * | 2013-12-02 | 2015-06-11 | Advantest Corporation | Instruction provider and method for providing a sequence of instructions, test processor and method for providing a device under test |
GB2506825B (en) | 2014-02-12 | 2014-10-15 | Ultrasoc Technologies Ltd | Functional testing of an integrated circuit chip |
US9268597B2 (en) * | 2014-04-01 | 2016-02-23 | Google Inc. | Incremental parallel processing of data |
CN106855608B (en) * | 2015-12-09 | 2023-11-14 | 深圳市盛德金科技有限公司 | Dual clock test circuit |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0847060A1 (en) * | 1996-12-09 | 1998-06-10 | Schlumberger Technologies, Inc. | Memory tester APG with flexible Z register programming |
EP0859367A2 (en) * | 1997-02-18 | 1998-08-19 | Schlumberger Technologies, Inc. | Pattern generator with extended register programming |
US5835969A (en) * | 1994-08-22 | 1998-11-10 | Advantest Corp. | Address test pattern generator for burst transfer operation of a SDRAM |
DE19948388A1 (en) * | 1998-10-13 | 2000-04-20 | Advantest Corp | Testing memory embedded in integrated circuit chip including microprocessor by generating memory test pattern based on object code of assembler test program |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212443A (en) | 1990-09-05 | 1993-05-18 | Schlumberger Technologies, Inc. | Event sequencer for automatic test equipment |
US5270643A (en) * | 1990-11-28 | 1993-12-14 | Schlumberger Technologies | Pulsed laser photoemission electron-beam probe |
CA2127192C (en) | 1993-07-01 | 1999-09-07 | Alan Brent Hussey | Shaping ate bursts, particularly in gallium arsenide |
US5491673A (en) | 1994-06-02 | 1996-02-13 | Advantest Corporation | Timing signal generation circuit |
US5471176A (en) * | 1994-06-07 | 1995-11-28 | Quantum Corporation | Glitchless frequency-adjustable ring oscillator |
US5535164A (en) * | 1995-03-03 | 1996-07-09 | International Business Machines Corporation | BIST tester for multiple memories |
US5673275A (en) | 1995-09-12 | 1997-09-30 | Schlumberger Technology, Inc. | Accelerated mode tester timing |
JPH1138100A (en) | 1997-07-18 | 1999-02-12 | Advantest Corp | Semiconductor test device |
US6128754A (en) | 1997-11-24 | 2000-10-03 | Schlumberger Technologies, Inc. | Tester having event generation circuit for acquiring waveform by supplying strobe events for waveform acquisition rather than using strobe events specified by the test program |
US6237021B1 (en) * | 1998-09-25 | 2001-05-22 | Complex Data Technologies, Inc. | Method and apparatus for the efficient processing of data-intensive applications |
CA2345648A1 (en) * | 1998-09-30 | 2000-04-06 | Cadence Design Systems, Inc. | Block based design methodology |
US6266750B1 (en) * | 1999-01-15 | 2001-07-24 | Advanced Memory International, Inc. | Variable length pipeline with parallel functional units |
-
2002
- 2002-03-19 EP EP02725274A patent/EP1377841B1/en not_active Expired - Lifetime
- 2002-03-19 AU AU2002245706A patent/AU2002245706A1/en not_active Abandoned
- 2002-03-19 US US10/102,526 patent/US7143326B2/en not_active Expired - Fee Related
- 2002-03-19 AU AU2002255849A patent/AU2002255849A1/en not_active Abandoned
- 2002-03-19 TW TW091105225A patent/TWI243247B/en not_active IP Right Cessation
- 2002-03-19 WO PCT/US2002/008539 patent/WO2002075336A2/en not_active Application Discontinuation
- 2002-03-19 EP EP02713881A patent/EP1377840A2/en not_active Withdrawn
- 2002-03-19 TW TW091105224A patent/TWI234001B/en not_active IP Right Cessation
- 2002-03-19 DE DE60204556T patent/DE60204556D1/en not_active Expired - Lifetime
- 2002-03-19 CN CNA028069587A patent/CN1527948A/en active Pending
- 2002-03-19 US US10/102,536 patent/US7093177B2/en not_active Expired - Fee Related
- 2002-03-19 WO PCT/US2002/008627 patent/WO2002075337A2/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5835969A (en) * | 1994-08-22 | 1998-11-10 | Advantest Corp. | Address test pattern generator for burst transfer operation of a SDRAM |
EP0847060A1 (en) * | 1996-12-09 | 1998-06-10 | Schlumberger Technologies, Inc. | Memory tester APG with flexible Z register programming |
EP0859367A2 (en) * | 1997-02-18 | 1998-08-19 | Schlumberger Technologies, Inc. | Pattern generator with extended register programming |
DE19948388A1 (en) * | 1998-10-13 | 2000-04-20 | Advantest Corp | Testing memory embedded in integrated circuit chip including microprocessor by generating memory test pattern based on object code of assembler test program |
Non-Patent Citations (4)
Title |
---|
DREIBELBIS J ET AL: "PROCESSOR-BASED BUILT-IN SELF-TEST FOR EMBEDDED DRAM", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 33, no. 11, November 1998 (1998-11-01), pages 1731 - 1740, XP000875466, ISSN: 0018-9200 * |
FALTER T ET AL: "Overview of status and challenges of system testing on chip with embedded DRAMs", E-MRS 1999 SPRING MEETING. SYMPOSIUM M - BASIC MODELS TO ENHANCE RELIABILITY IN SI-BASED DEVICES AND CIRCUITS, STRASBOURG, FRANCE, 1-4 JUNE 1999, vol. 44, no. 5, Solid-State Electronics, May 2000, Elsevier, UK, pages 761 - 766, XP002235654, ISSN: 0038-1101 * |
MCCONNELL R ET AL: "How we test Siemens Embedded DRAM Cores", PROCEEDINGS INTERNATIONAL TEST CONFERENCE 1998 (IEEE CAT. NO.98CH36270), PROCEEDINGS INTERNATIONAL TEST CONFERENCE 1998, WASHINGTON, DC, USA, 18-23 OCT. 1998, 1998, Washington, DC, USA, Int. Test Conference, USA, pages 1120 - 1125, XP002235653, ISBN: 0-7803-5093-6 * |
MIYANO S ET AL: "UNIVERSAL TEST INTERFACE FOR EMBEDDED-DRAM TESTING", IEEE DESIGN & TEST OF COMPUTERS, IEEE COMPUTERS SOCIETY. LOS ALAMITOS, US, vol. 16, no. 1, January 1999 (1999-01-01), pages 53 - 58, XP000823405, ISSN: 0740-7475 * |
Also Published As
Publication number | Publication date |
---|---|
WO2002075336A9 (en) | 2004-02-12 |
WO2002075337A3 (en) | 2003-10-23 |
TWI243247B (en) | 2005-11-11 |
US7143326B2 (en) | 2006-11-28 |
WO2002075336A2 (en) | 2002-09-26 |
AU2002255849A1 (en) | 2002-10-03 |
US7093177B2 (en) | 2006-08-15 |
AU2002245706A1 (en) | 2002-10-03 |
EP1377841A2 (en) | 2004-01-07 |
WO2002075337A2 (en) | 2002-09-26 |
US20020188902A1 (en) | 2002-12-12 |
TWI234001B (en) | 2005-06-11 |
EP1377840A2 (en) | 2004-01-07 |
US20030005360A1 (en) | 2003-01-02 |
EP1377841B1 (en) | 2005-06-08 |
CN1527948A (en) | 2004-09-08 |
DE60204556D1 (en) | 2005-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002075336A3 (en) | Test system algorithmic program generators | |
TW200712520A (en) | Semiconductor logic circuit device test vector generation method and test vector generation program | |
DE69619632D1 (en) | Integrated semiconductor circuit with a memory device and a controller and method for testing the device embedded in a semiconductor chip | |
WO2003054666A3 (en) | System and method for automated test-case generation for software | |
ATE255268T1 (en) | TEMPERATURE COMPENSATED BIAS GENERATOR | |
WO2004003967A3 (en) | Scan test method providing real time identification of failing test patterns and test controller for use therewith | |
TW200625334A (en) | Memory system, memory device, and output data strobe signal generating method | |
CA2404059A1 (en) | Method and apparatus for providing optimized access to circuits for debug, programming, and test | |
WO2008100520A3 (en) | Low power scan testing techniques and apparatus | |
WO2001095238A3 (en) | Chip design verifying and chip testing apparatus and method | |
DE60317558D1 (en) | METHOD FOR VERIFYING A REDUNDANT RESERVE FORWARDING DEVICE FOR DATA PACKAGES | |
TW200605082A (en) | Integrated circuit memory with fast page mode verify | |
WO2004081587A3 (en) | Apparatus and method for testing electronic systems | |
TW200617977A (en) | An algorithm pattern generator for testing a memory device and memory tester using the same | |
ATE377794T1 (en) | MEMORY CIRCUIT WITH NON-VOLATILE RAM AND RAM | |
ATE531131T1 (en) | METHOD AND DEVICE FOR DISTRIBUTING SEVERAL SIGNAL INPUTS TO SEVERAL INTEGRATED CIRCUITS | |
WO2001022387A3 (en) | Testing system and method for testing an object | |
TW200629284A (en) | Semiconductor memory device and method of testing the same | |
JP2007128184A (en) | Semiconductor device with power consumption analysis countermeasure function | |
DE69806904D1 (en) | SEMICONDUCTOR TEST DEVICE WITH CIRCUIT FOR DATA SERIALIZATION | |
EP0817057A3 (en) | Method and apparatus for efficient self testing of on-chip memory | |
TW346540B (en) | Test method of integrated circuit devices by using a dual edge clock technique | |
JP2002122639A (en) | Integrated circuit with self-test circuit | |
US7478304B2 (en) | Apparatus for accelerating through-the-pins LBIST simulation | |
SG138454A1 (en) | Memory testing apparatus and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002713881 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2002713881 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/4-4/4, DRAWINGS, REPLACED BY NEW PAGES 1/2-2/2 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2002713881 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |