WO2003038644A3 - Rekonfigurierbare digitale logikeinheit - Google Patents

Rekonfigurierbare digitale logikeinheit Download PDF

Info

Publication number
WO2003038644A3
WO2003038644A3 PCT/DE2002/004019 DE0204019W WO03038644A3 WO 2003038644 A3 WO2003038644 A3 WO 2003038644A3 DE 0204019 W DE0204019 W DE 0204019W WO 03038644 A3 WO03038644 A3 WO 03038644A3
Authority
WO
WIPO (PCT)
Prior art keywords
logic unit
reconfigured
digital logic
logic
microprograms
Prior art date
Application number
PCT/DE2002/004019
Other languages
English (en)
French (fr)
Other versions
WO2003038644A2 (de
Inventor
Joachim Bangert
Original Assignee
Siemens Ag
Joachim Bangert
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag, Joachim Bangert filed Critical Siemens Ag
Priority to JP2003540837A priority Critical patent/JP3857691B2/ja
Priority to US10/494,052 priority patent/US7225321B2/en
Priority to EP02776857A priority patent/EP1506496A2/de
Publication of WO2003038644A2 publication Critical patent/WO2003038644A2/de
Publication of WO2003038644A3 publication Critical patent/WO2003038644A3/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)

Abstract

Rekonfigurierbare digitale Logikeinheit, umfassend: eine Mehrzahl von Logikzellen (19, 26) mit konfigurierbaren Eigenschaften; einen Speicher (13) mit einer Mehrzahl von Mikroprogrammen (14, 16), enthaltend Informationen betreffend die Funktionalität mehrerer Logikzellen (19, 26), wobei mindestens eines der Mikroprogramme (14, 16) in Abhängigkeit von einer bestimmten Anwendung zumindest während des laufenden Betriebs der Logikeinheit reprogrammierbar ist; ein Mittel zum Auswählen wenigstens eines Mikroprogramms (14, 16); ein Mittel zum Konfigurieren von Logikzellen entsprechend den Funktionalitätsinformationen des ausgewählten Mikrorogramms (14, 16) zumindest während des laufenden Betriebs der Logikeinheit.
PCT/DE2002/004019 2001-10-29 2002-10-25 Rekonfigurierbare digitale logikeinheit WO2003038644A2 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2003540837A JP3857691B2 (ja) 2001-10-29 2002-10-25 再構成可能なディジタル論理ユニット
US10/494,052 US7225321B2 (en) 2001-10-29 2002-10-25 Reprogrammable microprogram based reconfigurable multi-cell logic concurrently processing configuration and data signals
EP02776857A EP1506496A2 (de) 2001-10-29 2002-10-25 Rekonfigurierbare digitale logikeinheit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10153349.7 2001-10-29
DE10153349 2001-10-29

Publications (2)

Publication Number Publication Date
WO2003038644A2 WO2003038644A2 (de) 2003-05-08
WO2003038644A3 true WO2003038644A3 (de) 2004-12-23

Family

ID=7704099

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2002/004019 WO2003038644A2 (de) 2001-10-29 2002-10-25 Rekonfigurierbare digitale logikeinheit

Country Status (5)

Country Link
US (1) US7225321B2 (de)
EP (1) EP1506496A2 (de)
JP (1) JP3857691B2 (de)
DE (1) DE10249204A1 (de)
WO (1) WO2003038644A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004045527B4 (de) 2003-10-08 2009-12-03 Siemens Ag Konfigurierbare Logikschaltungsanordnung
US7745685B2 (en) * 2005-10-31 2010-06-29 Kimberly-Clark Worldwide, Inc. Absorbent articles with improved odor control
US7847586B2 (en) * 2007-08-20 2010-12-07 Northern Lights Semiconductor Corp. Integrate circuit chip with magnetic devices
JPWO2009063596A1 (ja) * 2007-11-12 2011-03-31 パナソニック株式会社 再構成可能回路、リセット方法、及び構成情報生成装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0497029A2 (de) * 1991-01-29 1992-08-05 Analogic Corporation Rekonfigurierbarer, séquentiel arbeitender Prozessor
US5712578A (en) * 1995-12-27 1998-01-27 Intel Corporation PLA architecture having improved clock signal to output timing using a type-I domino and plane
EP0833244A1 (de) * 1996-09-26 1998-04-01 Hewlett-Packard Company Arithmetikzelle für anwenderprogrammierbare Anordnungen
WO2000019441A2 (de) * 1998-09-30 2000-04-06 Infineon Technologies Ag Magnetoresistiver speicher mit erhöhter störsicherheit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4870302A (en) 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4791603A (en) 1986-07-18 1988-12-13 Honeywell Inc. Dynamically reconfigurable array logic
GB8906145D0 (en) * 1989-03-17 1989-05-04 Algotronix Ltd Configurable cellular array
US5794062A (en) 1995-04-17 1998-08-11 Ricoh Company Ltd. System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization
US6173434B1 (en) 1996-04-22 2001-01-09 Brigham Young University Dynamically-configurable digital processor using method for relocating logic array modules
US5828858A (en) * 1996-09-16 1998-10-27 Virginia Tech Intellectual Properties, Inc. Worm-hole run-time reconfigurable processor field programmable gate array (FPGA)
US6047115A (en) * 1997-05-29 2000-04-04 Xilinx, Inc. Method for configuring FPGA memory planes for virtual hardware computation
JP5148029B2 (ja) * 1999-02-15 2013-02-20 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 構成可能な機能ユニットを備えるデータプロセッサ及びそのようなデータプロセッサを使用する方法
US6507214B1 (en) * 2000-10-26 2003-01-14 Cypress Semiconductor Corporation Digital configurable macro architecture
US6779168B2 (en) * 2002-02-01 2004-08-17 Lsi Logic Corporation Magnetoresistive memory for a complex programmable logic device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0497029A2 (de) * 1991-01-29 1992-08-05 Analogic Corporation Rekonfigurierbarer, séquentiel arbeitender Prozessor
US5712578A (en) * 1995-12-27 1998-01-27 Intel Corporation PLA architecture having improved clock signal to output timing using a type-I domino and plane
EP0833244A1 (de) * 1996-09-26 1998-04-01 Hewlett-Packard Company Arithmetikzelle für anwenderprogrammierbare Anordnungen
WO2000019441A2 (de) * 1998-09-30 2000-04-06 Infineon Technologies Ag Magnetoresistiver speicher mit erhöhter störsicherheit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GUANGMING LU ET AL: "The MorphoSys dynamically reconfigurable system-on-chip", EVOLVABLE HARDWARE, 1999. PROCEEDINGS OF THE FIRST NASA/DOD WORKSHOP ON PASADENA, CA, USA 19-21 JULY 1999, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 19 July 1999 (1999-07-19), pages 152 - 160, XP010346235, ISBN: 0-7695-0256-3 *

Also Published As

Publication number Publication date
US7225321B2 (en) 2007-05-29
WO2003038644A2 (de) 2003-05-08
JP2005510901A (ja) 2005-04-21
EP1506496A2 (de) 2005-02-16
US20040250052A1 (en) 2004-12-09
JP3857691B2 (ja) 2006-12-13
DE10249204A1 (de) 2003-05-28

Similar Documents

Publication Publication Date Title
WO2003100829A3 (en) Forming a multi segment integrated circuit with isolated substrates
WO2005034175A3 (en) Programmable system on a chip
WO2006055497A3 (en) Command controlling different operations in different chips
IL200404A0 (en) 191P4D12(b) PROTEINS, POLYNUCLEOTIDES ENCODING THE SAME; ANTIBODIES BINDING THERETO AND USES THEREOF
WO2002095598A3 (en) Programmable logic device including programmable interface core and central processing unit
WO2003050637A3 (en) Voltage controller for switching power supplies
EP0961283A3 (de) Speicherschaltung
WO2003025784A3 (en) Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations
ZA200206265B (en) Screening arrangement.
JP2002083001A5 (de)
WO1999043193A3 (de) Hinterohr-hörgerät
WO2000033180A3 (en) An instruction fetch unit aligner
HK1042306A1 (en) Hexapeptide with the stabilized disulfide bond andderivatives thereof regulating metabolism, prolif eration, differententiation and apoptosis.
MXPA03007695A (es) Placa de teclas.
WO2004030034A3 (en) Test mode control circuit for reconfiguring a device pin of an integrated circuit chip
AU2003303434A1 (en) N-channel pull-up element and logic circuit
AU2003207933A1 (en) Configuration memory implementation for lut-based reconfigurable logic architectures
WO2003038644A3 (de) Rekonfigurierbare digitale logikeinheit
WO2002056488A3 (en) Digital interface in radio-frequency apparatus and associated methods
WO2002037215A3 (en) Method and system for configuring among call processing applications in a call processing system
KR20180116117A (ko) 프로그래밍가능 게이트 어레이에 대한 로직 블록 아키텍처
EP1335386A3 (de) Schieberegister
AU2002344835A1 (en) Digital circuits with selection operators
AU2003244394A1 (en) Sortation system magnetic diverter
HK1035813A1 (en) Pll control circuit.

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REEP Request for entry into the european phase

Ref document number: 2002776857

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2002776857

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2003540837

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 10494052

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 2002776857

Country of ref document: EP