WO2003048946A3 - Method and apparatus for binding shadow registers to vectored interrupts - Google Patents

Method and apparatus for binding shadow registers to vectored interrupts Download PDF

Info

Publication number
WO2003048946A3
WO2003048946A3 PCT/US2002/028893 US0228893W WO03048946A3 WO 2003048946 A3 WO2003048946 A3 WO 2003048946A3 US 0228893 W US0228893 W US 0228893W WO 03048946 A3 WO03048946 A3 WO 03048946A3
Authority
WO
WIPO (PCT)
Prior art keywords
interrupt
vector
exception
shadow
interrupts
Prior art date
Application number
PCT/US2002/028893
Other languages
French (fr)
Other versions
WO2003048946A2 (en
Inventor
Michael G Uhler
Original Assignee
Mips Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mips Tech Inc filed Critical Mips Tech Inc
Priority to EP02804389A priority Critical patent/EP1442375B1/en
Priority to DE60217157T priority patent/DE60217157T2/en
Publication of WO2003048946A2 publication Critical patent/WO2003048946A2/en
Publication of WO2003048946A3 publication Critical patent/WO2003048946A3/en
Priority to HK05100480A priority patent/HK1070147A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Abstract

A method and apparatus within a processing system is provided for associating shadow register sets with interrupt routines. The invetnion includes a vector generator that receives interrupts, and generates exception vectors to call interrupt routines that correspond to the interrupts. The exception vector considers the type of interrupt and the priority level of the interrupt when selecting the exception vector. Shadow set mapping logic is coupled to the vector generator. The mapping logic contains a number of fields that correspond to the different exception vectors that may be generated. The fields are programmable by kernel mode instructions, and contain data mapping each field to one of a number of shadow register sets. When an interrupt occurs, the vector generator generates a corresponding exception vector. In addition, the shadow set mapping logic looks at the field corresponding to the exception vector, and retrieves the data stored therein. The data is used to switch to one of the shadow register sets for use by an interrupt routine. Upon return from the interrupt routine, the previously used register set is selected.
PCT/US2002/028893 2001-10-12 2002-09-10 Method and apparatus for binding shadow registers to vectored interrupts WO2003048946A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP02804389A EP1442375B1 (en) 2001-10-12 2002-09-10 Method and apparatus for binding shadow registers to vectored interrupts
DE60217157T DE60217157T2 (en) 2001-10-12 2002-09-10 METHOD AND DEVICE FOR BINDING SHADOW TABS TO VECTORIZED INTERRUPTS
HK05100480A HK1070147A1 (en) 2001-10-12 2005-01-18 Method and apparatus for binding shadow registers to vectored interrupts

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/977,084 2001-10-12
US09/977,084 US7487339B2 (en) 2001-10-12 2001-10-12 Method and apparatus for binding shadow registers to vectored interrupts

Publications (2)

Publication Number Publication Date
WO2003048946A2 WO2003048946A2 (en) 2003-06-12
WO2003048946A3 true WO2003048946A3 (en) 2004-01-22

Family

ID=25524795

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/028893 WO2003048946A2 (en) 2001-10-12 2002-09-10 Method and apparatus for binding shadow registers to vectored interrupts

Country Status (5)

Country Link
US (4) US7487339B2 (en)
EP (2) EP1772807A1 (en)
DE (1) DE60217157T2 (en)
HK (1) HK1070147A1 (en)
WO (1) WO2003048946A2 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7487339B2 (en) * 2001-10-12 2009-02-03 Mips Technologies, Inc. Method and apparatus for binding shadow registers to vectored interrupts
US20030135720A1 (en) * 2002-01-14 2003-07-17 International Business Machines Corporation Method and system using hardware assistance for instruction tracing with secondary set of interruption resources
US7065631B2 (en) * 2002-04-09 2006-06-20 Sun Microsystems, Inc. Software controllable register map
AU2003278347A1 (en) * 2002-11-18 2004-06-15 Arm Limited Exception types within a secure processing system
JP4818919B2 (en) * 2003-08-28 2011-11-16 ミップス テクノロジーズ インコーポレイテッド Integrated mechanism for suspending and deallocating computational threads of execution within a processor
US7849297B2 (en) 2003-08-28 2010-12-07 Mips Technologies, Inc. Software emulation of directed exceptions in a multithreading processor
US7594089B2 (en) * 2003-08-28 2009-09-22 Mips Technologies, Inc. Smart memory based synchronization controller for a multi-threaded multiprocessor SoC
US7870553B2 (en) * 2003-08-28 2011-01-11 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7711931B2 (en) * 2003-08-28 2010-05-04 Mips Technologies, Inc. Synchronized storage providing multiple synchronization semantics
US9032404B2 (en) * 2003-08-28 2015-05-12 Mips Technologies, Inc. Preemptive multitasking employing software emulation of directed exceptions in a multithreading processor
US7376954B2 (en) * 2003-08-28 2008-05-20 Mips Technologies, Inc. Mechanisms for assuring quality of service for programs executing on a multithreaded processor
US7836450B2 (en) 2003-08-28 2010-11-16 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7418585B2 (en) * 2003-08-28 2008-08-26 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US20050050305A1 (en) * 2003-08-28 2005-03-03 Kissell Kevin D. Integrated mechanism for suspension and deallocation of computational threads of execution in a processor
JP2006039874A (en) * 2004-07-26 2006-02-09 Fujitsu Ltd Information processor
JP4148223B2 (en) * 2005-01-28 2008-09-10 セイコーエプソン株式会社 Processor and information processing method
US8312452B2 (en) * 2005-06-30 2012-11-13 Intel Corporation Method and apparatus for a guest to access a privileged register
KR100663709B1 (en) * 2005-12-28 2007-01-03 삼성전자주식회사 Apparatus and method of exception handling for reconfigurable architecture
US7627705B2 (en) * 2005-12-30 2009-12-01 Stmicroelectronics Pvt. Ltd. Method and apparatus for handling interrupts in embedded systems
KR100812346B1 (en) * 2006-02-06 2008-03-11 삼성전자주식회사 Method and Apparatus for Interrupt Handling in Reconfigurable Array
US7415557B2 (en) * 2006-06-06 2008-08-19 Honeywell International Inc. Methods and system for providing low latency and scalable interrupt collection
US10073797B2 (en) * 2008-02-22 2018-09-11 Nxp Usa, Inc. Data processor device supporting selectable exceptions and method thereof
US8417924B2 (en) * 2008-02-22 2013-04-09 Freescale Semiconductor, Inc. Data processing device and method of halting exception processing
CN101788901B (en) * 2009-01-24 2013-09-25 世意法（北京）半导体研发有限责任公司 Device and method for implementing high-efficiency hardware using shadow register
US8825926B2 (en) * 2009-04-13 2014-09-02 Microchip Technology Incorporated Processor with assignable general purpose register set
US8135894B1 (en) * 2009-07-31 2012-03-13 Altera Corporation Methods and systems for reducing interrupt latency by using a dedicated bit
US8392640B2 (en) * 2009-12-03 2013-03-05 Advanced Micro Devices, Inc. Pre-memory resource contention resolution
US8392644B2 (en) * 2010-07-30 2013-03-05 Mips Technologies, Inc. System and method for automatic hardware interrupt handling
CN103294544B (en) * 2012-02-27 2016-08-17 展讯通信（上海）有限公司 Embedded system and interruption processing method thereof and device
GB2549774B (en) 2016-04-28 2019-04-10 Imagination Tech Ltd Method for handling exceptions in exception-driven system
CN111080009B (en) * 2019-12-13 2021-04-16 北京瑞莱智慧科技有限公司 Time series-based data prediction and completion method, device, medium, and apparatus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4217638A (en) * 1977-05-19 1980-08-12 Tokyo Shibaura Electric Co., Ltd. Data-processing apparatus and method
US6154832A (en) * 1998-12-04 2000-11-28 Advanced Micro Devices, Inc. Processor employing multiple register sets to eliminate interrupts
US6243804B1 (en) * 1998-07-22 2001-06-05 Scenix Semiconductor, Inc. Single cycle transition pipeline processing using shadow registers

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1059639A (en) * 1975-03-26 1979-07-31 Garvin W. Patterson Instruction look ahead having prefetch concurrency and pipe line features
US4056847A (en) * 1976-08-04 1977-11-01 Rca Corporation Priority vector interrupt system
US4218739A (en) 1976-10-28 1980-08-19 Honeywell Information Systems Inc. Data processing interrupt apparatus having selective suppression control
US4296470A (en) * 1979-06-21 1981-10-20 International Business Machines Corp. Link register storage and restore system for use in an instruction pre-fetch micro-processor interrupt system
US4402042A (en) * 1980-11-24 1983-08-30 Texas Instruments Incorporated Microprocessor system with instruction pre-fetch
US4626985A (en) 1982-12-30 1986-12-02 Thomson Components - Mostek Corporation Single-chip microcomputer with internal time-multiplexed address/data/interrupt bus
NL193475C (en) 1984-12-27 1999-11-02 Sony Corp Microprocessor device.
US4826985A (en) * 1986-04-25 1989-05-02 Abbott Laboratories Intermediates for preparation of racemate and optically active ofloxacin and related derivatives
US5148544A (en) * 1987-07-01 1992-09-15 Digital Equipment Corporation Apparatus and method for control of asynchronous program interrupt events in a data processing system
JPH0795277B2 (en) * 1988-11-25 1995-10-11 日本電気株式会社 Data processing device
US5115506A (en) * 1990-01-05 1992-05-19 Motorola, Inc. Method and apparatus for preventing recursion jeopardy
KR960001273B1 (en) * 1991-04-30 1996-01-25 가부시키가이샤 도시바 Single chip microcomputer
US5493687A (en) * 1991-07-08 1996-02-20 Seiko Epson Corporation RISC microprocessor architecture implementing multiple typed register sets
FR2680591B1 (en) * 1991-08-22 1996-01-26 Telemecanique PROGRAMMABLE INTERRUPTION CONTROLLER, INTERRUPTIVE SYSTEM, AND INTERRUPTION CONTROL METHOD.
US5404535A (en) * 1991-10-22 1995-04-04 Bull Hn Information Systems Inc. Apparatus and method for providing more effective reiterations of processing task requests in a multiprocessor system
US5371872A (en) * 1991-10-28 1994-12-06 International Business Machines Corporation Method and apparatus for controlling operation of a cache memory during an interrupt
US5386563A (en) * 1992-10-13 1995-01-31 Advanced Risc Machines Limited Register substitution during exception processing
US5868500A (en) * 1992-11-05 1999-02-09 Imi Marston Limited Slide bearing
JP2883784B2 (en) * 1993-04-27 1999-04-19 株式会社東芝 Microcomputer
US5681255A (en) * 1993-05-21 1997-10-28 Ranpak Corp. Dispensing table and guide system for a cushioning conversion machine
US5481725A (en) 1993-08-03 1996-01-02 Intel Corporation Method for providing programmable interrupts for embedded hardware used with programmable interrupt controllers
JPH07114498A (en) * 1993-10-15 1995-05-02 Toshiba Corp Microprocessor
EP0744051B1 (en) * 1994-02-10 2000-07-26 Elonex I.P. Holdings Limited I/o decoder map
WO1995032466A1 (en) * 1994-05-19 1995-11-30 Vlsi Technology, Inc. Flexible register mapping scheme
EP0689141A3 (en) 1994-06-20 1997-10-15 At & T Corp Interrupt-based hardware support for profiling system performance
US5481719A (en) * 1994-09-09 1996-01-02 International Business Machines Corporation Exception handling method and apparatus for a microkernel data processing system
WO1996012228A1 (en) * 1994-10-14 1996-04-25 Silicon Graphics, Inc. Redundant mapping tables
US5594905A (en) 1995-04-12 1997-01-14 Microsoft Corporation Exception handler and method for handling interrupts
US6148321A (en) 1995-05-05 2000-11-14 Intel Corporation Processor event recognition
US5701493A (en) * 1995-08-03 1997-12-23 Advanced Risc Machines Limited Exception handling method and apparatus in data processing systems
US5758096A (en) * 1995-08-09 1998-05-26 Barsky; Howard System and method for personalized medication treatment management
US5822595A (en) * 1995-12-29 1998-10-13 Intel Corporation Method and apparatus for providing an interrupt handler employing a token window scheme
US6094730A (en) * 1997-10-27 2000-07-25 Hewlett-Packard Company Hardware-assisted firmware tracing method and apparatus
US6178482B1 (en) * 1997-11-03 2001-01-23 Brecis Communications Virtual register sets
US5940587A (en) * 1997-12-12 1999-08-17 Intel Corporation System and method for trap address mapping for fault isolation
US6332181B1 (en) * 1998-05-04 2001-12-18 International Business Machines Corporation Recovery mechanism for L1 data cache parity errors
US6081867A (en) * 1998-05-20 2000-06-27 Sony Corporation Software configurable technique for prioritizing interrupts in a microprocessor-based system
US7020879B1 (en) * 1998-12-16 2006-03-28 Mips Technologies, Inc. Interrupt and exception handling for multi-streaming digital processors
US6477562B2 (en) * 1998-12-16 2002-11-05 Clearwater Networks, Inc. Prioritized instruction scheduling for multi-streaming processors
GB9909626D0 (en) 1999-04-27 1999-06-23 Hewlett Packard Ltd Loop prevention in networks
US6499078B1 (en) 1999-07-19 2002-12-24 Microsoft Corporation Interrupt handler with prioritized interrupt vector generator
US6574693B1 (en) * 1999-10-11 2003-06-03 Ati International Srl Method and apparatus for gating interrupts in a computing system
US6651126B1 (en) * 1999-10-29 2003-11-18 Texas Instruments Incorporated Snapshot arbiter mechanism
US7165257B2 (en) * 2000-02-08 2007-01-16 Mips Technologies, Inc. Context selection and activation mechanism for activating one of a group of inactive contexts in a processor core for servicing interrupts
US6539448B1 (en) * 2000-05-26 2003-03-25 Texas Instruments Incorporated Priority first come first serve interrupt controller
US6822959B2 (en) * 2000-07-31 2004-11-23 Mindspeed Technologies, Inc. Enhancing performance by pre-fetching and caching data directly in a communication processor's register set
US6889279B2 (en) * 2000-12-11 2005-05-03 Cadence Design Systems, Inc. Pre-stored vector interrupt handling system and method
US6470435B2 (en) * 2000-12-28 2002-10-22 Intel Corporation Dual state rename recovery using register usage
KR20030004763A (en) 2001-07-06 2003-01-15 삼성전자 주식회사 Interrupt processing apparatus
US7487339B2 (en) 2001-10-12 2009-02-03 Mips Technologies, Inc. Method and apparatus for binding shadow registers to vectored interrupts
US7552261B2 (en) * 2001-10-12 2009-06-23 Mips Technologies, Inc. Configurable prioritization of core generated interrupts
US20030088723A1 (en) 2001-11-08 2003-05-08 Mackey Richard P. System and method for processing interrupts

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4217638A (en) * 1977-05-19 1980-08-12 Tokyo Shibaura Electric Co., Ltd. Data-processing apparatus and method
US6243804B1 (en) * 1998-07-22 2001-06-05 Scenix Semiconductor, Inc. Single cycle transition pipeline processing using shadow registers
US6154832A (en) * 1998-12-04 2000-11-28 Advanced Micro Devices, Inc. Processor employing multiple register sets to eliminate interrupts

Also Published As

Publication number Publication date
US20030074545A1 (en) 2003-04-17
US20090119434A1 (en) 2009-05-07
HK1070147A1 (en) 2005-06-10
US7487332B2 (en) 2009-02-03
WO2003048946A2 (en) 2003-06-12
DE60217157T2 (en) 2007-10-04
DE60217157D1 (en) 2007-02-08
US7487339B2 (en) 2009-02-03
US20070124569A1 (en) 2007-05-31
EP1442375A2 (en) 2004-08-04
US7925864B2 (en) 2011-04-12
EP1772807A1 (en) 2007-04-11
US8181000B2 (en) 2012-05-15
US20060253635A1 (en) 2006-11-09
EP1442375B1 (en) 2006-12-27

Similar Documents

Publication Publication Date Title
WO2003048946A3 (en) Method and apparatus for binding shadow registers to vectored interrupts
TW345650B (en) Single-instruction-multiple-data processing using multiple banks of vector registers
US6990570B2 (en) Processor with a computer repeat instruction
EP0886209A3 (en) Extensible risc microprocessor architecture
WO2004049150A3 (en) Data processing device with adjuntable display and input devices with multiple orientations
CA2098179A1 (en) Pointing gesture method of communication
MY154679A (en) Process-mode independent driver model
GB2459939A (en) DMA engine for high bandwidth real-time critical applications
EP0864970A2 (en) Data processing circuit
EP2975507A1 (en) Touch-type terminal and method thereof for locating prompt box
WO2004109754A3 (en) Method and apparatus for multi-mode operation in a semiconductor circuit
JPH1196021A (en) Method for comparing two pairs of electric signals expressing numeral
CN104899502B (en) Apparatus and method for software enabled access to protected hardware resources
WO2007057832A2 (en) Vector shuffle unit
WO2004095234A3 (en) Efficient multiplication sequence for large integer operands wider than the multiplier hardware
JPS5663650A (en) Program change system of electronic apparatus
US6904515B1 (en) Multi-instruction set flag preservation apparatus and method
US9965419B1 (en) Multiple-queue integer coalescing mapping algorithm with shared based time
JP2000322408A (en) Linear vector calculation
CN1246980C (en) Control unit and its control method for digital cord-less telecom system terminal
Uno On the sequences induced from Auslander-Reiten sequences
WO2018160414A1 (en) Arithmetic lazy flags representation for emulation
AU2003214556A1 (en) Multi-issue processor
Tsui et al. A 32-bit RISC processor board for a frequency hopping radio
Newman Another proof of the minimax theorem

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002804389

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002804389

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

WWG Wipo information: grant in national office

Ref document number: 2002804389

Country of ref document: EP