WO2003058514A3 - A method and apparatus for layout synthesis of regular structures using relative placement - Google Patents

A method and apparatus for layout synthesis of regular structures using relative placement Download PDF

Info

Publication number
WO2003058514A3
WO2003058514A3 PCT/US2002/041178 US0241178W WO03058514A3 WO 2003058514 A3 WO2003058514 A3 WO 2003058514A3 US 0241178 W US0241178 W US 0241178W WO 03058514 A3 WO03058514 A3 WO 03058514A3
Authority
WO
WIPO (PCT)
Prior art keywords
relative placement
layout
regular structures
layout synthesis
constraint information
Prior art date
Application number
PCT/US2002/041178
Other languages
French (fr)
Other versions
WO2003058514A2 (en
Inventor
Veerapaneni Nagbhushan
Kumar Lalgudi
Vinoo Srinivasan
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to AU2002367362A priority Critical patent/AU2002367362A1/en
Publication of WO2003058514A2 publication Critical patent/WO2003058514A2/en
Publication of WO2003058514A3 publication Critical patent/WO2003058514A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement

Abstract

Layout synthesis of regular structures using relative placement. Relative placement constraint information is received. The relative placement constraint information indicates a relative placement of a plurality of layout objects with respect to each other, wherein at least a first one of the plurality of layout objects may be at a different level of hierarchy in the layout than at least a second one of the plurality of layout objects. The plurality of layout objetcs is then automatically placed according to the relative placement constraint information.
PCT/US2002/041178 2001-12-31 2002-12-20 A method and apparatus for layout synthesis of regular structures using relative placement WO2003058514A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002367362A AU2002367362A1 (en) 2001-12-31 2002-12-20 A method and apparatus for layout synthesis of regular structures using relative placement

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/039,637 US6757878B2 (en) 2001-12-31 2001-12-31 Method and apparatus for layout synthesis of regular structures using relative placement
US10/039,637 2001-12-31

Publications (2)

Publication Number Publication Date
WO2003058514A2 WO2003058514A2 (en) 2003-07-17
WO2003058514A3 true WO2003058514A3 (en) 2004-11-18

Family

ID=21906551

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/041178 WO2003058514A2 (en) 2001-12-31 2002-12-20 A method and apparatus for layout synthesis of regular structures using relative placement

Country Status (4)

Country Link
US (2) US6757878B2 (en)
AU (1) AU2002367362A1 (en)
TW (1) TWI287726B (en)
WO (1) WO2003058514A2 (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4279782B2 (en) * 2002-10-10 2009-06-17 富士通株式会社 Layout method and apparatus, program thereof and recording medium
US7127698B2 (en) * 2003-04-17 2006-10-24 Lsi Logic Corporation Method for reducing reticle set cost
US7194720B1 (en) * 2003-07-11 2007-03-20 Altera Corporation Method and apparatus for implementing soft constraints in tools used for designing systems on programmable logic devices
US8589849B1 (en) 2003-07-11 2013-11-19 Altera Corporation Method and apparatus for implementing soft constraints in tools used for designing programmable logic devices
US7376922B2 (en) * 2003-09-30 2008-05-20 Intel Corporation Method and apparatus for integrated circuit datapath layout using a vector editor
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
JP4400428B2 (en) * 2004-11-22 2010-01-20 エルピーダメモリ株式会社 Semiconductor integrated circuit design method, design apparatus and program
WO2007002799A1 (en) * 2005-06-29 2007-01-04 Lightspeed Logic, Inc. Methods and systems for placement
US7752588B2 (en) * 2005-06-29 2010-07-06 Subhasis Bose Timing driven force directed placement flow
US7386823B2 (en) * 2005-07-20 2008-06-10 Springsoft, Inc. Rule-based schematic diagram generator
US8332793B2 (en) * 2006-05-18 2012-12-11 Otrsotech, Llc Methods and systems for placement and routing
US20090254814A1 (en) * 2008-04-08 2009-10-08 Microsoft Corporation Per-edge rules and constraints-based layout mechanism
US8245173B2 (en) 2009-01-26 2012-08-14 International Business Machines Corporation Scheduling for parallel processing of regionally-constrained placement problem
US20100218081A1 (en) * 2009-02-23 2010-08-26 Norman Michael D Method for ordering information
US8453093B2 (en) * 2011-10-17 2013-05-28 International Business Machines Corporation Alignment net insertion for straightening the datapath in a force-directed placer
US9201727B2 (en) 2013-01-15 2015-12-01 International Business Machines Corporation Error protection for a data bus
US9041428B2 (en) 2013-01-15 2015-05-26 International Business Machines Corporation Placement of storage cells on an integrated circuit
US9021328B2 (en) 2013-01-15 2015-04-28 International Business Machines Corporation Shared error protection for register banks
US9043683B2 (en) 2013-01-23 2015-05-26 International Business Machines Corporation Error protection for integrated circuits
US9411925B2 (en) * 2014-04-14 2016-08-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Simultaneously viewing multi paired schematic and layout windows on printed circuit board (PCB) design software and tools
US9552205B2 (en) * 2013-09-27 2017-01-24 Intel Corporation Vector indexed memory access plus arithmetic and/or logical operation processors, methods, systems, and instructions
US9436791B1 (en) 2015-03-24 2016-09-06 International Business Machines Corporation Optimizing placement of circuit resources using a globally accessible placement memory
US10296655B2 (en) 2016-06-24 2019-05-21 International Business Machines Corporation Unbounded list processing

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0294188A2 (en) * 1987-06-02 1988-12-07 Lsi Logic Corporation Hierarchical floorplanning
US5838583A (en) * 1996-04-12 1998-11-17 Cadence Design Systems, Inc. Optimized placement and routing of datapaths
US6237129B1 (en) * 1998-03-27 2001-05-22 Xilinx, Inc. Method for constraining circuit element positions in structured layouts
US6243851B1 (en) * 1998-03-27 2001-06-05 Xilinx, Inc. Heterogeneous method for determining module placement in FPGAs

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5097422A (en) * 1986-10-10 1992-03-17 Cascade Design Automation Corporation Method and apparatus for designing integrated circuits
JPH1185496A (en) * 1997-09-03 1999-03-30 Fujitsu Ltd Support device for production of object-oriented program
US6594808B1 (en) * 1998-11-06 2003-07-15 Intel Corporation Structural regularity extraction and floorplanning in datapath circuits using vectors
US6567967B2 (en) * 2000-09-06 2003-05-20 Monterey Design Systems, Inc. Method for designing large standard-cell base integrated circuits

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0294188A2 (en) * 1987-06-02 1988-12-07 Lsi Logic Corporation Hierarchical floorplanning
US5838583A (en) * 1996-04-12 1998-11-17 Cadence Design Systems, Inc. Optimized placement and routing of datapaths
US6237129B1 (en) * 1998-03-27 2001-05-22 Xilinx, Inc. Method for constraining circuit element positions in structured layouts
US6243851B1 (en) * 1998-03-27 2001-06-05 Xilinx, Inc. Heterogeneous method for determining module placement in FPGAs

Also Published As

Publication number Publication date
US20030126571A1 (en) 2003-07-03
US6757878B2 (en) 2004-06-29
US7350174B2 (en) 2008-03-25
AU2002367362A1 (en) 2003-07-24
TWI287726B (en) 2007-10-01
WO2003058514A2 (en) 2003-07-17
TW200304076A (en) 2003-09-16
US20040243963A1 (en) 2004-12-02

Similar Documents

Publication Publication Date Title
WO2003058514A3 (en) A method and apparatus for layout synthesis of regular structures using relative placement
WO2000019343A3 (en) Block based design methodology
IL168062A0 (en) System and method for the optimization of database acess in data base networks
AU2003202356A1 (en) Method and system for managing resources in a data center
AU2002364581A1 (en) Method and system for attribute management in a namespace
AU2003201238A1 (en) Method and apparatus for integrated network planning and business modeling
GB0308124D0 (en) Method and system for the generation of a computer model
SG106068A1 (en) Metadata database management system and method therefor
AU2003293444A8 (en) Communication system for dynamic management of a plurality of objects and method therefor
GB2357866B (en) Method, apparatus and computer software for memory management
WO2003048891A3 (en) System and method for developing loss assumptions
AU2003284048A1 (en) System and method for buffer management in a packet-based network
AU2003267420A1 (en) Layer system and method for producing the same
AU4621400A (en) Information modeling method and database searching method using the information modeling method
WO2004109753A3 (en) Methods and apparatus for defining power grid structures having diagonal stripes
AU2003260249A1 (en) Method and arrangement for designing a technical system
WO2004012124A3 (en) Method and system for leveraging functional knowledge in an engineering project
DE50312828D1 (en) BITLEITUNGSSTRUCKTUR AND METHOD FOR THE PRODUCTION
AU2001248385A1 (en) Improved method, system and business model for performing electronic betting
DE59812504D1 (en) SEMICONDUCTOR COMPONENT, PARTICULARLY A SOLAR CELL, AND METHOD FOR THE PRODUCTION THEREOF
AU2003288370A1 (en) Integrated software and method for authenticating same
AU2501801A (en) Printed conductor support layer for laminating into a chip card, method for producing a printed conductor support layer and injection molding tool for carrying out the method for producing a printed conductor support layer
AU2001237824A1 (en) A semi-submersible offshore lifting structure, and a method for using the same
AU2003289125A1 (en) Method for forming resist pattern and resist pattern
DE60020991D1 (en) TABLETS WITH MICROORGANISMS AND METHOD FOR THE PRODUCTION THEREOF

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)