WO2003073300A1 - Method and apparatus to control memory accesses - Google Patents
Method and apparatus to control memory accesses Download PDFInfo
- Publication number
- WO2003073300A1 WO2003073300A1 PCT/US2003/002169 US0302169W WO03073300A1 WO 2003073300 A1 WO2003073300 A1 WO 2003073300A1 US 0302169 W US0302169 W US 0302169W WO 03073300 A1 WO03073300 A1 WO 03073300A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory
- front side
- side bus
- accesses
- mode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10392278T DE10392278T5 (en) | 2002-02-21 | 2003-01-23 | Method and device for memory access control |
KR1020047013081A KR100668001B1 (en) | 2002-02-21 | 2003-01-23 | Method and apparatus to control memory access |
JP2003571923A JP4064924B2 (en) | 2002-02-21 | 2003-01-23 | Method and apparatus for controlling memory access |
AU2003209365A AU2003209365A1 (en) | 2002-02-21 | 2003-01-23 | Method and apparatus to control memory accesses |
GB0420866A GB2402246B (en) | 2002-02-21 | 2003-01-23 | Method and apparatus to control memory accesses |
HK05100392A HK1068973A1 (en) | 2002-02-21 | 2005-01-14 | Method and apparatus to control memory accesses |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/079,967 US6799257B2 (en) | 2002-02-21 | 2002-02-21 | Method and apparatus to control memory accesses |
US10/079,967 | 2002-02-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003073300A1 true WO2003073300A1 (en) | 2003-09-04 |
Family
ID=27733116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/002169 WO2003073300A1 (en) | 2002-02-21 | 2003-01-23 | Method and apparatus to control memory accesses |
Country Status (10)
Country | Link |
---|---|
US (2) | US6799257B2 (en) |
JP (1) | JP4064924B2 (en) |
KR (1) | KR100668001B1 (en) |
CN (1) | CN1318990C (en) |
AU (1) | AU2003209365A1 (en) |
DE (1) | DE10392278T5 (en) |
GB (1) | GB2402246B (en) |
HK (1) | HK1068973A1 (en) |
TW (1) | TWI289747B (en) |
WO (1) | WO2003073300A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1916606A2 (en) * | 2006-10-26 | 2008-04-30 | Samsung Electronics Co.,Ltd. | Storage interfacing method and apparatus |
JP2008522289A (en) * | 2004-11-24 | 2008-06-26 | クゥアルコム・インコーポレイテッド | Preferred method for executing commands in memory |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7020762B2 (en) * | 2002-12-24 | 2006-03-28 | Intel Corporation | Method and apparatus for determining a dynamic random access memory page management implementation |
US7159084B1 (en) * | 2003-12-30 | 2007-01-02 | Altera Corporation | Memory controller |
US7457888B2 (en) * | 2004-01-12 | 2008-11-25 | Hewlett-Packard Development Company, L.P. | Data delivery based on a select data delivery performance parameter in a data processing system |
US7904906B2 (en) * | 2004-11-23 | 2011-03-08 | Stratus Technologies Bermuda Ltd. | Tracking modified pages on a computer system |
US7426621B2 (en) | 2005-12-09 | 2008-09-16 | Advanced Micro Devices, Inc. | Memory access request arbitration |
TW200739408A (en) * | 2006-04-03 | 2007-10-16 | Aopen Inc | Computer system having analog and digital video output functions, computer mainframe, and video signal transmission device |
US7761669B2 (en) * | 2007-07-10 | 2010-07-20 | International Business Machines Corporation | Memory controller granular read queue dynamic optimization of command selection |
US20090019238A1 (en) * | 2007-07-10 | 2009-01-15 | Brian David Allison | Memory Controller Read Queue Dynamic Optimization of Command Selection |
JP5340658B2 (en) * | 2007-07-10 | 2013-11-13 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Command-optimized memory controller read queue dynamic optimization |
US8131974B2 (en) * | 2008-04-18 | 2012-03-06 | International Business Machines Corporation | Access speculation predictor implemented via idle command processing resources |
US8127106B2 (en) * | 2008-04-18 | 2012-02-28 | International Business Machines Corporation | Access speculation predictor with predictions based on a domain indicator of a cache line |
US8122222B2 (en) * | 2008-04-18 | 2012-02-21 | International Business Machines Corporation | Access speculation predictor with predictions based on a scope predictor |
US8122223B2 (en) * | 2008-04-18 | 2012-02-21 | International Business Machines Corporation | Access speculation predictor with predictions based on memory region prior requestor tag information |
KR101231055B1 (en) * | 2008-12-19 | 2013-02-07 | 한국전자통신연구원 | Disk system for using processor memory control signal |
CN102073605B (en) * | 2010-12-27 | 2012-11-21 | 深圳市创新科信息技术有限公司 | Method for storage interface bypassing Bio layer to access disk drive |
US8930641B1 (en) | 2011-06-14 | 2015-01-06 | Altera Corporation | Systems and methods for providing memory controllers with scheduler bypassing capabilities |
JP5699854B2 (en) | 2011-08-15 | 2015-04-15 | 富士通株式会社 | Storage control system and method, replacement method and method |
US9535860B2 (en) | 2013-01-17 | 2017-01-03 | Intel Corporation | Arbitrating memory accesses via a shared memory fabric |
US9565139B2 (en) * | 2013-03-15 | 2017-02-07 | Comcast Cable Communications, Llc | Remote latency adjustment |
US9858201B2 (en) | 2015-02-20 | 2018-01-02 | Qualcomm Incorporated | Selective translation lookaside buffer search and page fault |
US9658793B2 (en) * | 2015-02-20 | 2017-05-23 | Qualcomm Incorporated | Adaptive mode translation lookaside buffer search and access fault |
US9563428B2 (en) * | 2015-03-26 | 2017-02-07 | International Business Machines Corporation | Schedulers with load-store queue awareness |
US9684461B1 (en) | 2016-10-31 | 2017-06-20 | International Business Machines Corporation | Dynamically adjusting read data return sizes based on memory interface bus utilization |
US9892066B1 (en) * | 2016-10-31 | 2018-02-13 | International Business Machines Corporation | Dynamically adjusting read data return sizes based on interconnect bus utilization |
US11029879B2 (en) * | 2018-01-29 | 2021-06-08 | Samsung Electronics Co., Ltd | Page size synchronization and page size aware scheduling method for non-volatile memory dual in-line memory module (NVDIMM) over memory channel |
US11042325B2 (en) | 2019-08-05 | 2021-06-22 | International Business Machines Corporation | Speculative bank activate dynamic random access memory (DRAM) scheduler |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5860106A (en) * | 1995-07-13 | 1999-01-12 | Intel Corporation | Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem |
US6088772A (en) * | 1997-06-13 | 2000-07-11 | Intel Corporation | Method and apparatus for improving system performance when reordering commands |
US6212598B1 (en) * | 1998-11-30 | 2001-04-03 | Micron Technology, Inc. | Controlling a paging policy based on a requestor characteristic |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5696917A (en) | 1994-06-03 | 1997-12-09 | Intel Corporation | Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory |
US5926828A (en) | 1996-02-09 | 1999-07-20 | Intel Corporation | Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus |
US6243768B1 (en) | 1996-02-09 | 2001-06-05 | Intel Corporation | Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus |
US5745913A (en) * | 1996-08-05 | 1998-04-28 | Exponential Technology, Inc. | Multi-processor DRAM controller that prioritizes row-miss requests to stale banks |
US6163838A (en) | 1996-11-13 | 2000-12-19 | Intel Corporation | Computer processor with a replay system |
US6212626B1 (en) | 1996-11-13 | 2001-04-03 | Intel Corporation | Computer processor having a checker |
US5966544A (en) | 1996-11-13 | 1999-10-12 | Intel Corporation | Data speculatable processor having reply architecture |
US6148380A (en) | 1997-01-02 | 2000-11-14 | Intel Corporation | Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus |
US6182177B1 (en) | 1997-06-13 | 2001-01-30 | Intel Corporation | Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues |
US6484239B1 (en) * | 1997-12-29 | 2002-11-19 | Intel Corporation | Prefetch queue |
US6055650A (en) | 1998-04-06 | 2000-04-25 | Advanced Micro Devices, Inc. | Processor configured to detect program phase changes and to adapt thereto |
US6094717A (en) | 1998-07-31 | 2000-07-25 | Intel Corp. | Computer processor with a replay system having a plurality of checkers |
US6304953B1 (en) | 1998-07-31 | 2001-10-16 | Intel Corporation | Computer processor with instruction-specific schedulers |
JP2002063069A (en) * | 2000-08-21 | 2002-02-28 | Hitachi Ltd | Memory controller, data processing system, and semiconductor device |
-
2002
- 2002-02-21 US US10/079,967 patent/US6799257B2/en not_active Expired - Lifetime
-
2003
- 2003-01-23 AU AU2003209365A patent/AU2003209365A1/en not_active Abandoned
- 2003-01-23 WO PCT/US2003/002169 patent/WO2003073300A1/en active Application Filing
- 2003-01-23 KR KR1020047013081A patent/KR100668001B1/en active IP Right Grant
- 2003-01-23 CN CNB038044153A patent/CN1318990C/en not_active Expired - Fee Related
- 2003-01-23 GB GB0420866A patent/GB2402246B/en not_active Expired - Fee Related
- 2003-01-23 JP JP2003571923A patent/JP4064924B2/en not_active Expired - Fee Related
- 2003-01-23 DE DE10392278T patent/DE10392278T5/en not_active Withdrawn
- 2003-02-20 TW TW092103523A patent/TWI289747B/en not_active IP Right Cessation
-
2004
- 2004-04-19 US US10/827,797 patent/US20040199731A1/en not_active Abandoned
-
2005
- 2005-01-14 HK HK05100392A patent/HK1068973A1/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5860106A (en) * | 1995-07-13 | 1999-01-12 | Intel Corporation | Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem |
US6088772A (en) * | 1997-06-13 | 2000-07-11 | Intel Corporation | Method and apparatus for improving system performance when reordering commands |
US6212598B1 (en) * | 1998-11-30 | 2001-04-03 | Micron Technology, Inc. | Controlling a paging policy based on a requestor characteristic |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008522289A (en) * | 2004-11-24 | 2008-06-26 | クゥアルコム・インコーポレイテッド | Preferred method for executing commands in memory |
EP1916606A2 (en) * | 2006-10-26 | 2008-04-30 | Samsung Electronics Co.,Ltd. | Storage interfacing method and apparatus |
EP1916606A3 (en) * | 2006-10-26 | 2008-12-17 | Samsung Electronics Co.,Ltd. | Storage interfacing method and apparatus |
US8010752B2 (en) | 2006-10-26 | 2011-08-30 | Samsung Electronics Co., Ltd. | Performing initialization for non access-selected memory device supporting multimediacard (MMC) interface |
Also Published As
Publication number | Publication date |
---|---|
US20030159008A1 (en) | 2003-08-21 |
GB2402246B (en) | 2005-10-19 |
JP4064924B2 (en) | 2008-03-19 |
AU2003209365A1 (en) | 2003-09-09 |
KR100668001B1 (en) | 2007-01-15 |
CN1639699A (en) | 2005-07-13 |
CN1318990C (en) | 2007-05-30 |
JP2005518606A (en) | 2005-06-23 |
HK1068973A1 (en) | 2005-05-06 |
US6799257B2 (en) | 2004-09-28 |
DE10392278T5 (en) | 2005-04-14 |
GB2402246A (en) | 2004-12-01 |
TW200307865A (en) | 2003-12-16 |
TWI289747B (en) | 2007-11-11 |
KR20040091069A (en) | 2004-10-27 |
US20040199731A1 (en) | 2004-10-07 |
GB0420866D0 (en) | 2004-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6799257B2 (en) | Method and apparatus to control memory accesses | |
JP5305542B2 (en) | Speculative precharge detection | |
US7536530B2 (en) | Method and apparatus for determining a dynamic random access memory page management implementation | |
CN103034476B (en) | For the method and apparatus sending memory pre-fetch commands in bus | |
US8572322B2 (en) | Asynchronously scheduling memory access requests | |
US8806141B2 (en) | List based prefetch | |
US20110238941A1 (en) | Scheduling memory access requests using predicted memory timing and state information | |
EP1710693B1 (en) | Apparatus and method for supporting execution of prefetch threads | |
US8356143B1 (en) | Prefetch mechanism for bus master memory access | |
KR20040037187A (en) | Method and apparatus for memory access scheduling to reduce memory access latency | |
US7761669B2 (en) | Memory controller granular read queue dynamic optimization of command selection | |
JP5340658B2 (en) | Command-optimized memory controller read queue dynamic optimization | |
US20060129764A1 (en) | Methods and apparatus for storing a command | |
US7409516B2 (en) | Pending request scoreboard for out-of-order memory scheduler | |
GB2454809A (en) | Pre-fetching data when it has been transferred into system memory | |
GB2454811A (en) | Cache memory which pre-fetches data when an address register is written | |
JP2000090003A (en) | Micro processor provided with pre-fetch mechanism of main storage memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase |
Ref document number: 0420866 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20030123 |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020047013081 Country of ref document: KR Ref document number: 2003571923 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038044153 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020047013081 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
RET | De translation (de og part 6b) |
Ref document number: 10392278 Country of ref document: DE Date of ref document: 20050414 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10392278 Country of ref document: DE |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |