WO2003085729A1 - Method of manufacturing an electronic device - Google Patents

Method of manufacturing an electronic device Download PDF

Info

Publication number
WO2003085729A1
WO2003085729A1 PCT/IB2003/001302 IB0301302W WO03085729A1 WO 2003085729 A1 WO2003085729 A1 WO 2003085729A1 IB 0301302 W IB0301302 W IB 0301302W WO 03085729 A1 WO03085729 A1 WO 03085729A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
layer
patterned layer
carrier
isolating material
Prior art date
Application number
PCT/IB2003/001302
Other languages
French (fr)
Inventor
Johannus W. Weekamp
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to EP03710103A priority Critical patent/EP1500134A1/en
Priority to JP2003582813A priority patent/JP2005522861A/en
Priority to KR10-2004-7016073A priority patent/KR20040101416A/en
Priority to US10/510,298 priority patent/US7414858B2/en
Priority to AU2003214524A priority patent/AU2003214524A1/en
Priority to CNB038081121A priority patent/CN1331220C/en
Publication of WO2003085729A1 publication Critical patent/WO2003085729A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor

Definitions

  • the invention relates to a method of manufacturing an electronic device comprising a substrate with an electrical element on a first side thereof, the electrical element comprising a first and a second electrode which are connected via metallization to electrical contacts and to electrodes of further electrical elements, the electronic device further comprising a functional element.
  • the invention relates to an electronic device comprising a substrate with an electrical element on a first side thereof, the electrical element comprising a first and a second electrode connected via a metallization to electrical contacts and to electrodes of further electrical elements, the electronic device further comprising an inductive element.
  • Such a device is known from US 5,635,762.
  • the known device comprises a semiconductor substrate with semiconductor elements. On the first side of the substrate are disposed transmission lines of the co-planar type and on a second side, turned away from the first side, transmission lines of the microstrip type.
  • the transmission lines of the second side together form a coupler and are connected to the transmission lines on the first side by metallized links through the substrate (vias).
  • the coupler on the second side limits the use of space, the solution is not ideal.
  • the metallized links impose marginal conditions on the design. For example, ground is to be applied to the first side, which causes voltage differences to arise between adjacent transmission lines, which differences are reckoned in.
  • the second side is only suitable for simple elements. Disposing a coil on the second side is limited, for example, by the inductive coupling of the semiconductor substrate.
  • a substrate having functional elements on the first and second sides is highly sensitive to damage during transport and assembling by clients. Therefore, it is a first object of the invention to provide a method of the type defined in the opening paragraph with which miniaturized and yet manageable devices can be obtained.
  • the first object is achieved in that the method comprises the steps of - providing a carrier with the functional element, the carrier comprising on the first side an electroconductive patterned layer and on a second side facing the first side, comprising a carrier layer;
  • the method has a further advantage in that it is simple because the carrier can be manufactured independently of the substrate. This also allows for using materials in or on the carrier which cannot be applied under the circumstances necessary for the manufacture of the electronic device, more particularly a semiconductor device.
  • the resulting carrier is isolated.from the substrate. Parasitic interactions through the substrate which would occur if the functional element were present on the substrate itself, can thereby be strongly reduced or even be substantially absent.
  • a patterned sub-layer is present in the carrier between the patterned layer and the carrier layer.
  • the patterned layer and this sub-layer have a first and a second pattern, the patterns mutually being distinguished by a recess.
  • This recess has a larger diameter in the surface of the sub-layer than in the surface of the patterned layer. Thanks to this non-constant diameter, the patterned layer of the carrier is embedded in the isolating layer material when this isolating material is applied. This provides reliable bonding which can sufficiently withstand pressure.
  • the functional element that is located in the carrier may comprise one or more layers.
  • a single-layer element is, for example, an inductive element such as a coil, a waveguide, a single-layer coupler etc.
  • a multilayer element is, for example, a microstrip or a strip line, but also a sensor, a light-emitting diode or another element to be disposed on the patterned layer. It is not necessary for the functional element to be located at least partly in the patterned layer.
  • the patterned layer may also be applied as an interconnect layer. This is favorable, for example, when the functional element is a coil having a plurality of windings, the windings being located in a single layer. A first end of the coil is then located in the middle, a second end on the edge.
  • the patterned layer as an interconnect layer is furthermore advantageous when the functional element is a capacitor.
  • the additional layers may be applied with thin-film processes after carrier and substrate have been assembled. On the other hand, these additional layers may also have been applied already during the manufacture of the carrier.
  • the patterned layer preferably contains Cu, but may also contain some other material such as Au, Ag, Fe-Ni.
  • the carrier layer preferably contains Al, but may also contain some other material such as Fe-Ni or a suitable polymer.
  • the only condition when a conducting carrier layer is used is that the carrier layer can be selectively removed relative to the patterned layer. The removal preferably takes place by etching, although other techniques may also be applied.
  • the isolating material is, for example, an epoxy material but, on the other hand, may also be another polymer material such as acrylate or polyimide, polyphenylenesulphide.
  • Polysilicates as can be obtained with sol-gel processing of alkoxy silicates and alkyl substituted alkyl silicates are suitable.
  • Use is preferably made of an isolating material which can be applied in the liquid phase and can thus fill the cavity between carrier and substrate.
  • a foil may be used which flows out from the substrate as a result of increased temperature and under pressure of connection means.
  • the carrier layer is removed after the isolating material has been applied. The carrier layer thus acts as a temporary carrier that may be subsequently removed.
  • the carrier layer which contains, for example, aluminum or otherwise an organic layer or a polymer may serve as a protective layer. It is also possible for holes to be defined in the carrier layer in a photolithographic way, which holes can be filled with electroconductive material. The removal, however, offers the advantage that when the carrier layer is selected, the desired functional properties of the layer need not be taken into account. Furthermore, additional layers can then be applied more easily to the roof of the cavity. Metal patterns in it are preferably connected to the patterned layer by means of vias. Removal takes place, for example, by means of etching, polishing or delaminating. In a further embodiment bumps of a suitable material such as solder or a metal such as Cu, Ag, Au or Al are used for connecting the metallization with the patterned layer.
  • a suitable material such as solder or a metal such as Cu, Ag, Au or Al are used for connecting the metallization with the patterned layer.
  • bumps are known per se.
  • the use of bumps is also suitable for the assembly according to the invented method, both as regards dimensioning and material.
  • the carrier in the carrier layer has sufficient stability, which is necessary to have a good bonding of the bump. Otherwise anisotropically conducting glue can be applied.
  • the patterned layer has a thickness between 1 and 20 ⁇ m.
  • Such dimensions provide a very strong embedding in the isolating material.
  • inductive elements and other patterns it is also possible to apply inductive elements and other patterns to relatively small devices. At the same time, a good quality factor of the inductive elements is realized with such thickness.
  • the patterned layer is bent prior to the assembly so that, after assembly, there is contact between the metallization and the patterned layer at a first point, and that the functional element is situated in a plane substantially parallel to the first side at a predefined distance. Setting the distance between the transmission line layer and the substrate is highly advantageous in that the inductive and capacitive coupling can be set very accurately. Bending the transmission line layer may be effected with the technique described in non-prepublished application EP 02078208.2 (PHNL020719) which is incorporated by reference.
  • the substrate comprises a multitude of mutually independent metallizations and a multitude of transmission lines is defined in the transmission line layer. The combination of substrate, isolating material and carrier is then separated into individual electronic devices.
  • the advantage of the embodiment is that the devices are manufactured at plate level. This saves a large amount of assembly costs. A requirement for this is of course that the tolerance in lateral direction for substrate and carrier is largely and preferably substantially equal. Such an accuracy of dimensioning is preferably realized by keeping the thickness of the electroconductively patterned layer small, preferably less than 30 ⁇ m. It is a second object of the invention to provide an electronic device of the type defined in the opening paragraph in which coils and other transmission lines can be easily integrated with the device without the need to make use of the second side of the substrate.
  • the second object is achieved in that the inductive element is defined in an electroconductive patterned layer which is situated on the first side of the substrate and is electroconductively connected to the metallization, between which substrate and the patterned layer isolating material is present in which isolating material the patterned layer is mechanically embedded.
  • the isolating material is not only a bonding agent but also a substrate for the inductive element.
  • the inductive coupling and parasitic capacitance to the further elements is strongly reduced.
  • the substrate surface relative to the existing solution has at least remained the same.
  • the device can be handled very well, because the second side of the substrate need not be provided with patterns and there is no need for connections to be made through the substrate.
  • the isolating material not only serves as a bonding agent and as a substrate for the inductive element but as the protective layer for the semiconductor elements and possibly other elements on the first side of the substrate.
  • inductive elements are, for example, coils, waveguides, couplers, strip lines etc.
  • the patterned layer can be applied in combination with any substrate.
  • semiconductor substrates of III- V materials such as GaAs and InP; silicon SiC and SiGe substrates which are not etched or ground back; polymer or ceramic substrates on which thin-film transistors are defined or on which electrical elements are assembled.
  • the electrical elements are preferably semiconductor elements such as transistors, diodes and integrated circuits, but may also be micro- electromechanical system elements (MEMS), resonators and capacitors.
  • MEMS micro- electromechanical system elements
  • the use of a semiconductor substrate of a III-V material with semiconductor elements such as HBTs and PHEMTs as electrical elements is extremely favorable.
  • the patterned layer extends from the substrate in a plane parallel to the first side and has contact pads for external contacting of the electronic device, the isolating material actually completely enveloping the substrate.
  • the patterned layer here performs a further function that is that of lead frame whereas the isolating material is also the envelope. This can be realized very well if the contact pads are present in essence in a ring around the inductive element.
  • the patterned layer is present between the isolating material and additional layers in which, for example, vertical interconnect areas (vias) are defined.
  • the patterned layer is integrated with an extended interconnect structure.
  • the patterned layer has a small thickness of the order of several micrometers, dielectrical and conductive layers can easily be realized with thin-film techniques. Besides vias it is also possible to define capacitors in this way, with one electrode being accommodated in the transmission line layer. The uniformity of the field of such a capacitor is ensured by applying an isolating layer that is present within the edges of the one electrode. This is further described in non-prepublished application EP 01203071.4 (PHNL010579).
  • the patterned layer is bent so that there is contact between the metallization and the patterned layer at the first point and the inductive element is located in a plane substantially running parallel to the first side at a predefined distance.
  • the metallization has an inductive element on a boundary face with the isolating material.
  • This inductive element is substantially opposite the inductive element in the patterned layer, which inductive elements together form a strip line.
  • strip lines are, for example, two-winding coils, transformers, resonators and couplers.
  • Such strip lines which are present on two substrates are known per se from US-A 6,060,968.
  • one of the substrates is an isolating substrate such as a printed circuit board.
  • the strip line comprises two parts which are manufactured by different manufacturers: the printed circuit board manufacturer and the manufacturer of the electrical element.
  • Fig. 1 gives a diagrammatic cross-sectional view of a carrier which is suitable for application in the method
  • Fig. 2 shows the carrier of Fig. 1 in a bird's eye view
  • Fig. 3 gives a diagrammatic cross-sectional view of a first embodiment of the device in which the carrier shown in Fig. 1 is applied;
  • Fig. 4 gives a diagrammatic cross-sectional view of a second embodiment of the device;
  • Fig. 5 gives a diagrammatic cross-sectional view of a third embodiment of the device.
  • the Figures are not shown to scale and several dimensions are shown in exaggerated form for clarity. Like areas or parts carry as much like reference characters as possible.
  • Fig. 1 shows diagrammatically in cross-section a carrier 10 as applied in the method according to the invention.
  • Fig. 2 shows diagrammatically and in a bird's eye view the carrier of Fig. 1.
  • the carrier 10 has a first side 1 and a second side 2, a patterned layer 3 on the first side 1 and a carrier layer 4 on the second side.
  • a sub-layer 5, which in this embodiment is part of the carrier layer 4, is in contact with the patterned layer 3.
  • the patterned layer 3 and the sub-layer 5 contain a number of patterns separated by recesses 6.
  • the recess 6 has in the plane of the sub-layer 5 a larger diameter than in the plane of the patterned layer 3.
  • the carrier layer 4 is here an aluminum layer having a thickness of about 60 ⁇ m.
  • the patterned layer 3 contains copper and has a thickness of about 10 ⁇ m.
  • contact pads 41 and a winding 31 are defined in the patterned layer 3 in the drawing. Where there are only two contact pads 41 in the drawing, the expert will understand that normally there are a larger number of contact pads i.e. at least three for a transistor and a large number for an integrated circuit.
  • the carrier is manufactured as follows: by means of photolithography a halter mask of silicon dioxide is formed after which outside this mask the copper is removed from the patterned layer 3 by means of etching with a watery solution of ferrichloride. During this process a recess 6 is formed in the carrier 10. Then part of the carrier layer 4 is removed with another, selective etching agent. Then underetching of the carrier layer 4 relative to the patterned layer 3 takes place, while a sub-layer 5 is formed.
  • a caustic soda solution can be used as a selective etching agent for aluminum.
  • the resulting device 100 arises after assembly of the carrier 10 with a substrate 20 and several sequential steps.
  • solder bumps 43 Prior to the assembly solder bumps 43 are provided on the contact faces 42 and track 22 on the metallization side 21 of the substrate 20.
  • solder bumps 43 it is also possible to apply, for example, Au bumps. In that case it is favorable to provide the contact faces 41, 42 with an adhesive layer, for example of Ag.
  • the carrier 10 may also be provided with a fluid layer to keep the solder bumps 43 in shape. Use of such a liquid layer is described in non-prepublished application EP 02077228.1 (PHNL020471) which is incorporated herein by reference.
  • the solder bumps 43 are brought into contact with contact pads 41 and the coil 31. Alignment of the carrier and the substrate takes place with the aid of mechanical aligning means which are provided in the patterned layer 3 of the carrier 10 and the metallization of the substrate 20. Alternatively, the alignment may be effected, for example, with light.
  • isolating material 40 is inserted between the carrier 10 and the substrate 20 and around the substrate 20.
  • an epoxy is used as isolating material.
  • Capillary forces possibly supplemented with a vacuum treatment, provide that the epoxy fills the space and also the recesses 6.
  • an additional heating step is applied to harden the isolating material 40.
  • the carrier layer 4 is removed, which is effected by etching with caustic soda solution.
  • a protective layer 45 of preferably the same isolating material is applied.
  • the device 100 in the Figure also comprises solder bumps 46 and is thereby suitable for being disposed on a substrate.
  • a silicon substrate with a rather thick SiO layer on the surface may be used as a carrier layer.
  • the carrier layer then only needs to be partly removed - that is only the Si substrate - so that the SiO 2 remains as the protective layer 45.
  • the holes therein can be provided thereafter, but also already before the assembly of the carrier.
  • the 3 comprises a substrate 20 with a coil 32 on the metallization side 21.
  • the winding 32 is situated at a distance 33 from the winding 31.
  • the two windings 31, 32 may be interconnected, so that a two-winding coil is formed.
  • the windings may also be part of a transformer.
  • the two- winding coil has a higher induction.
  • another functional two-layer component may be defined in similar manner. It is likewise possible to choose an isolating material filled with magnetic material for the isolating material 40. However, it is then favorable to provide a different isolating material around the substrate 20 than between the substrate 20 and the carrier 10.
  • Fig. 4 shows a second embodiment of the device 100.
  • the carrier 10 is then deformed prior to assembly and comprises a single-layer functional element 31 , in this case a coil.
  • a single-layer functional element 31 in this case a coil.
  • An advantage of the deformation is that the functional element 31 is positioned at a very well-defined predetermined distance from the substrate 20.
  • Another advantage of the deformation is that the functional element 31 is further away from the substrate 20 than the contact pads 41. As a result, there is less parasitic interaction between the substrate 20 and the functional element 31.
  • the functional element is then provided with a protective layer 45 for which benzocyclobutene is chosen in this case.
  • the functional element 31 may be advantageous to position at a smaller distance from the substrate 20.
  • the advantage of this is that an additional protective layer 45 is not necessary. This particularly holds for the cases where the contact pads 41 have a much larger width than the functional element 31.
  • the contact pads 41 having the much larger dimensions continue to be on the side turned away from the substrate 20 but largely remain free from isolating material 40. The deformation takes place after the recesses 6 have been provided in the patterned layer 3 and after an etching agent has been applied for partly etching the carrier layer 4 while the sub-layer 5 is being formed.
  • a mold having a desired pattern existing for example of Ni/Au bumps on a Si substrate is brought into contact with the carrier 10 for the deformation, while this carrier 10 is located on a hard underground.
  • the mold may be located both on the second side 2 and on the first side 1 of the carrier 10.
  • Fig. 5 shows a third embodiment of the device 100 according to the invention.
  • the device 100 shown is manufactured on plate level where the substrate 20 and the carrier 10 are assembled for separation of substrate 20 or carrier 10 for individual devices.
  • the result of this is, for example, that the isolating material 40 is only applied between the substrate 20 and the carrier 10.
  • Preferably holes are present in the carrier to accelerate the supply of isolating material 40.
  • a second protective layer 47 is deposited in addition to a first protective layer 45. Both layers 45, 47 have been patterned as desired and filled with copper by means of electroplating.
  • the damascene technique on micrometer scale, which is known to the expert in the field of interconnects.
  • the resulting device is suitable for mounting but also additional dielectrical and conductive layers may be applied, among which there are further elements, ground faces, thin-film capacitors etc.
  • a semiconductor device having a semiconductor substrate 20 and a functional element 31 , such as a microstrip, a coil, a coupler.
  • the functional element 31 is then present in a conductive layer which is mechanically embedded in isolating material between the substrate 20 and the element 31.
  • the functional element is subsequently electrically connected to the substrate 20 by connectors. In this way electrical losses in the substrate 20 are strongly reduced.
  • the device 100 is favorably manufactured by applying a foil that has a conductive layer and a carrier layer to the substrate, after which the space between substrate and foil is filled with isolating material 40 and - preferably, the carrier layer is removed.

Abstract

A semiconductor device (100) comprising a semiconductor substrate (20) and a functional element (31), such as a microstrip, an inductor, a coupler or the like, is provided. Herein the functional element (31) is - at least partially - present in a conductive patterned layer that is mechanically embedded in isolating material (40) and that is connected to the substrate (20) through connection means. In this way, electrical losses through the substrate (20) are substantially reduced. The device (100) is provided in that a foil comprising the patterned layer and a carrier layer is applied to the substrate (20), after which the space between them is filled with the isolating material (40) and the carrier layer is removed.

Description

Method of manufacturing an electronic device
The invention relates to a method of manufacturing an electronic device comprising a substrate with an electrical element on a first side thereof, the electrical element comprising a first and a second electrode which are connected via metallization to electrical contacts and to electrodes of further electrical elements, the electronic device further comprising a functional element.
The invention relates to an electronic device comprising a substrate with an electrical element on a first side thereof, the electrical element comprising a first and a second electrode connected via a metallization to electrical contacts and to electrodes of further electrical elements, the electronic device further comprising an inductive element.
Such a device is known from US 5,635,762. The known device comprises a semiconductor substrate with semiconductor elements. On the first side of the substrate are disposed transmission lines of the co-planar type and on a second side, turned away from the first side, transmission lines of the microstrip type. The transmission lines of the second side together form a coupler and are connected to the transmission lines on the first side by metallized links through the substrate (vias).
Although the presence of the coupler on the second side limits the use of space, the solution is not ideal. In the first place the metallized links impose marginal conditions on the design. For example, ground is to be applied to the first side, which causes voltage differences to arise between adjacent transmission lines, which differences are reckoned in. Secondly, the second side is only suitable for simple elements. Disposing a coil on the second side is limited, for example, by the inductive coupling of the semiconductor substrate. Thirdly, a substrate having functional elements on the first and second sides is highly sensitive to damage during transport and assembling by clients. Therefore, it is a first object of the invention to provide a method of the type defined in the opening paragraph with which miniaturized and yet manageable devices can be obtained.
The first object is achieved in that the method comprises the steps of - providing a carrier with the functional element, the carrier comprising on the first side an electroconductive patterned layer and on a second side facing the first side, comprising a carrier layer;
- assembling the substrate and the carrier, the first sides facing each other, and the patterned layer being electroconductively connected to the metallization, and - applying the isolating material between the substrate and the carrier.
By assembling the carrier on the first side of the substrate, the problem of manageability of the device during transport and mounting is solved.
The method has a further advantage in that it is simple because the carrier can be manufactured independently of the substrate. This also allows for using materials in or on the carrier which cannot be applied under the circumstances necessary for the manufacture of the electronic device, more particularly a semiconductor device.
Another advantage is that the resulting carrier is isolated.from the substrate. Parasitic interactions through the substrate which would occur if the functional element were present on the substrate itself, can thereby be strongly reduced or even be substantially absent. In this respect one may think of, for example, coils on a semiconductor substrate which lead to problems due to crosstalk; transmission lines which show capacitive interaction with all kinds of other lines and surfaces; biosensors to which material starts to stick which may disturb the functioning of the electronic device; light-emitting diodes which are to be decoupled from photodiodes on the substrate. In a favorable embodiment a patterned sub-layer is present in the carrier between the patterned layer and the carrier layer. The patterned layer and this sub-layer have a first and a second pattern, the patterns mutually being distinguished by a recess. This recess has a larger diameter in the surface of the sub-layer than in the surface of the patterned layer. Thanks to this non-constant diameter, the patterned layer of the carrier is embedded in the isolating layer material when this isolating material is applied. This provides reliable bonding which can sufficiently withstand pressure.
The functional element that is located in the carrier may comprise one or more layers. A single-layer element is, for example, an inductive element such as a coil, a waveguide, a single-layer coupler etc. A multilayer element is, for example, a microstrip or a strip line, but also a sensor, a light-emitting diode or another element to be disposed on the patterned layer. It is not necessary for the functional element to be located at least partly in the patterned layer. The patterned layer may also be applied as an interconnect layer. This is favorable, for example, when the functional element is a coil having a plurality of windings, the windings being located in a single layer. A first end of the coil is then located in the middle, a second end on the edge. By means of a via to the patterned layer this end may be contacted. The use of the patterned layer as an interconnect layer is furthermore advantageous when the functional element is a capacitor. The additional layers may be applied with thin-film processes after carrier and substrate have been assembled. On the other hand, these additional layers may also have been applied already during the manufacture of the carrier.
The patterned layer preferably contains Cu, but may also contain some other material such as Au, Ag, Fe-Ni. The carrier layer preferably contains Al, but may also contain some other material such as Fe-Ni or a suitable polymer. The only condition when a conducting carrier layer is used is that the carrier layer can be selectively removed relative to the patterned layer. The removal preferably takes place by etching, although other techniques may also be applied.
The isolating material is, for example, an epoxy material but, on the other hand, may also be another polymer material such as acrylate or polyimide, polyphenylenesulphide. Polysilicates as can be obtained with sol-gel processing of alkoxy silicates and alkyl substituted alkyl silicates are suitable. Use is preferably made of an isolating material which can be applied in the liquid phase and can thus fill the cavity between carrier and substrate. On the other hand a foil may be used which flows out from the substrate as a result of increased temperature and under pressure of connection means. In a favorable embodiment the carrier layer is removed after the isolating material has been applied. The carrier layer thus acts as a temporary carrier that may be subsequently removed. The carrier layer which contains, for example, aluminum or otherwise an organic layer or a polymer may serve as a protective layer. It is also possible for holes to be defined in the carrier layer in a photolithographic way, which holes can be filled with electroconductive material. The removal, however, offers the advantage that when the carrier layer is selected, the desired functional properties of the layer need not be taken into account. Furthermore, additional layers can then be applied more easily to the roof of the cavity. Metal patterns in it are preferably connected to the patterned layer by means of vias. Removal takes place, for example, by means of etching, polishing or delaminating. In a further embodiment bumps of a suitable material such as solder or a metal such as Cu, Ag, Au or Al are used for connecting the metallization with the patterned layer. The use of such bumps is known per se. The use of bumps is also suitable for the assembly according to the invented method, both as regards dimensioning and material. In addition, the carrier in the carrier layer has sufficient stability, which is necessary to have a good bonding of the bump. Otherwise anisotropically conducting glue can be applied.
It is advantageous for the invention when the patterned layer has a thickness between 1 and 20 μm. Such dimensions provide a very strong embedding in the isolating material. In addition, with such dimensions it is also possible to apply inductive elements and other patterns to relatively small devices. At the same time, a good quality factor of the inductive elements is realized with such thickness.
In a preferred embodiment the patterned layer is bent prior to the assembly so that, after assembly, there is contact between the metallization and the patterned layer at a first point, and that the functional element is situated in a plane substantially parallel to the first side at a predefined distance. Setting the distance between the transmission line layer and the substrate is highly advantageous in that the inductive and capacitive coupling can be set very accurately. Bending the transmission line layer may be effected with the technique described in non-prepublished application EP 02078208.2 (PHNL020719) which is incorporated by reference. In a further embodiment the substrate comprises a multitude of mutually independent metallizations and a multitude of transmission lines is defined in the transmission line layer. The combination of substrate, isolating material and carrier is then separated into individual electronic devices. If the carrier layer is removed, separation will not take place until after that. The advantage of the embodiment is that the devices are manufactured at plate level. This saves a large amount of assembly costs. A requirement for this is of course that the tolerance in lateral direction for substrate and carrier is largely and preferably substantially equal. Such an accuracy of dimensioning is preferably realized by keeping the thickness of the electroconductively patterned layer small, preferably less than 30 μm. It is a second object of the invention to provide an electronic device of the type defined in the opening paragraph in which coils and other transmission lines can be easily integrated with the device without the need to make use of the second side of the substrate. The second object is achieved in that the inductive element is defined in an electroconductive patterned layer which is situated on the first side of the substrate and is electroconductively connected to the metallization, between which substrate and the patterned layer isolating material is present in which isolating material the patterned layer is mechanically embedded.
In the device according to the invention the isolating material is not only a bonding agent but also a substrate for the inductive element. In this way the inductive coupling and parasitic capacitance to the further elements is strongly reduced. At the same time the substrate surface relative to the existing solution has at least remained the same. In addition, the device can be handled very well, because the second side of the substrate need not be provided with patterns and there is no need for connections to be made through the substrate. On the contrary, the isolating material not only serves as a bonding agent and as a substrate for the inductive element but as the protective layer for the semiconductor elements and possibly other elements on the first side of the substrate. Examples of inductive elements are, for example, coils, waveguides, couplers, strip lines etc. It goes without saying that more than one inductive element may be defined in the patterned layer. It is an advantage of the invention that the patterned layer can be applied in combination with any substrate. Examples are semiconductor substrates of III- V materials such as GaAs and InP; silicon SiC and SiGe substrates which are not etched or ground back; polymer or ceramic substrates on which thin-film transistors are defined or on which electrical elements are assembled. The electrical elements are preferably semiconductor elements such as transistors, diodes and integrated circuits, but may also be micro- electromechanical system elements (MEMS), resonators and capacitors. The use of a semiconductor substrate of a III-V material with semiconductor elements such as HBTs and PHEMTs as electrical elements is extremely favorable.
In a favorable embodiment the patterned layer extends from the substrate in a plane parallel to the first side and has contact pads for external contacting of the electronic device, the isolating material actually completely enveloping the substrate. The patterned layer here performs a further function that is that of lead frame whereas the isolating material is also the envelope. This can be realized very well if the contact pads are present in essence in a ring around the inductive element. In another embodiment the patterned layer is present between the isolating material and additional layers in which, for example, vertical interconnect areas (vias) are defined. In this embodiment the patterned layer is integrated with an extended interconnect structure. If the patterned layer has a small thickness of the order of several micrometers, dielectrical and conductive layers can easily be realized with thin-film techniques. Besides vias it is also possible to define capacitors in this way, with one electrode being accommodated in the transmission line layer. The uniformity of the field of such a capacitor is ensured by applying an isolating layer that is present within the edges of the one electrode. This is further described in non-prepublished application EP 01203071.4 (PHNL010579). In a further embodiment the patterned layer is bent so that there is contact between the metallization and the patterned layer at the first point and the inductive element is located in a plane substantially running parallel to the first side at a predefined distance. Setting the distance between the inductive element and the substrate is highly advantageous in that the inductive and capacitive coupling can be set very well. Bending the patterned layer may be effected with a technique described in non-prepublished application EP 02078208.2 (PHNL020719) which is incorporated herein by reference.
In a variant, which is highly favorable in combination with the latter embodiment, the metallization has an inductive element on a boundary face with the isolating material. This inductive element is substantially opposite the inductive element in the patterned layer, which inductive elements together form a strip line. Examples of strip lines are, for example, two-winding coils, transformers, resonators and couplers. Such strip lines which are present on two substrates are known per se from US-A 6,060,968. In the case described there, one of the substrates is an isolating substrate such as a printed circuit board. The disadvantage of this is that the strip line comprises two parts which are manufactured by different manufacturers: the printed circuit board manufacturer and the manufacturer of the electrical element. Such a disadvantage is there for the co-planar waveguide structures which are known from WO-A 02/01631 and are incorporated herein by reference. The strip line in the device according to the invention, however, may be manufactured as a whole by the manufacturer of the device. These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.
In the drawings: Fig. 1 gives a diagrammatic cross-sectional view of a carrier which is suitable for application in the method;
Fig. 2 shows the carrier of Fig. 1 in a bird's eye view;
Fig. 3 gives a diagrammatic cross-sectional view of a first embodiment of the device in which the carrier shown in Fig. 1 is applied; Fig. 4 gives a diagrammatic cross-sectional view of a second embodiment of the device; and
Fig. 5 gives a diagrammatic cross-sectional view of a third embodiment of the device. The Figures are not shown to scale and several dimensions are shown in exaggerated form for clarity. Like areas or parts carry as much like reference characters as possible.
Fig. 1 shows diagrammatically in cross-section a carrier 10 as applied in the method according to the invention. Fig. 2 shows diagrammatically and in a bird's eye view the carrier of Fig. 1. In this example, but this is not essential, the carrier 10 has a first side 1 and a second side 2, a patterned layer 3 on the first side 1 and a carrier layer 4 on the second side. A sub-layer 5, which in this embodiment is part of the carrier layer 4, is in contact with the patterned layer 3. The patterned layer 3 and the sub-layer 5 contain a number of patterns separated by recesses 6. The recess 6 has in the plane of the sub-layer 5 a larger diameter than in the plane of the patterned layer 3. The carrier layer 4 is here an aluminum layer having a thickness of about 60 μm. The patterned layer 3 contains copper and has a thickness of about 10 μm. In the patterned layer 3 are defined contact pads 41 and a winding 31. Where there are only two contact pads 41 in the drawing, the expert will understand that normally there are a larger number of contact pads i.e. at least three for a transistor and a large number for an integrated circuit.
The carrier is manufactured as follows: by means of photolithography a halter mask of silicon dioxide is formed after which outside this mask the copper is removed from the patterned layer 3 by means of etching with a watery solution of ferrichloride. During this process a recess 6 is formed in the carrier 10. Then part of the carrier layer 4 is removed with another, selective etching agent. Then underetching of the carrier layer 4 relative to the patterned layer 3 takes place, while a sub-layer 5 is formed. For example a caustic soda solution can be used as a selective etching agent for aluminum.
The resulting device 100, which is shown in Fig. 3, arises after assembly of the carrier 10 with a substrate 20 and several sequential steps. Prior to the assembly solder bumps 43 are provided on the contact faces 42 and track 22 on the metallization side 21 of the substrate 20. In lieu of solder bumps 43 it is also possible to apply, for example, Au bumps. In that case it is favorable to provide the contact faces 41, 42 with an adhesive layer, for example of Ag. The carrier 10 may also be provided with a fluid layer to keep the solder bumps 43 in shape. Use of such a liquid layer is described in non-prepublished application EP 02077228.1 (PHNL020471) which is incorporated herein by reference. During assembly, the solder bumps 43 are brought into contact with contact pads 41 and the coil 31. Alignment of the carrier and the substrate takes place with the aid of mechanical aligning means which are provided in the patterned layer 3 of the carrier 10 and the metallization of the substrate 20. Alternatively, the alignment may be effected, for example, with light.
Subsequent to assembly, isolating material 40 is inserted between the carrier 10 and the substrate 20 and around the substrate 20. In this example an epoxy is used as isolating material. Capillary forces, possibly supplemented with a vacuum treatment, provide that the epoxy fills the space and also the recesses 6. After the filling operation, an additional heating step is applied to harden the isolating material 40.
Subsequently, the carrier layer 4 is removed, which is effected by etching with caustic soda solution. Then a protective layer 45 of preferably the same isolating material is applied. The device 100 in the Figure also comprises solder bumps 46 and is thereby suitable for being disposed on a substrate. In lieu of removing the aluminum and replacing same by an isolating material, for example a silicon substrate with a rather thick SiO layer on the surface may be used as a carrier layer. The carrier layer then only needs to be partly removed - that is only the Si substrate - so that the SiO2 remains as the protective layer 45. The holes therein can be provided thereafter, but also already before the assembly of the carrier. The device shown in Fig. 3 comprises a substrate 20 with a coil 32 on the metallization side 21. The winding 32 is situated at a distance 33 from the winding 31. The two windings 31, 32 may be interconnected, so that a two-winding coil is formed. The windings, however, may also be part of a transformer. The two- winding coil has a higher induction. Obviously, in lieu of a two- winding coil, another functional two-layer component may be defined in similar manner. It is likewise possible to choose an isolating material filled with magnetic material for the isolating material 40. However, it is then favorable to provide a different isolating material around the substrate 20 than between the substrate 20 and the carrier 10.
Fig. 4 shows a second embodiment of the device 100. The carrier 10 is then deformed prior to assembly and comprises a single-layer functional element 31 , in this case a coil. An advantage of the deformation is that the functional element 31 is positioned at a very well-defined predetermined distance from the substrate 20. Another advantage of the deformation is that the functional element 31 is further away from the substrate 20 than the contact pads 41. As a result, there is less parasitic interaction between the substrate 20 and the functional element 31. The functional element is then provided with a protective layer 45 for which benzocyclobutene is chosen in this case.
Alternatively, it may be advantageous to position the functional element 31 at a smaller distance from the substrate 20. The advantage of this is that an additional protective layer 45 is not necessary. This particularly holds for the cases where the contact pads 41 have a much larger width than the functional element 31. By setting the degree of underetching there may be achieved that the isolating material 40 largely envelops the functional element. The contact pads 41 having the much larger dimensions continue to be on the side turned away from the substrate 20 but largely remain free from isolating material 40. The deformation takes place after the recesses 6 have been provided in the patterned layer 3 and after an etching agent has been applied for partly etching the carrier layer 4 while the sub-layer 5 is being formed. A mold having a desired pattern existing for example of Ni/Au bumps on a Si substrate is brought into contact with the carrier 10 for the deformation, while this carrier 10 is located on a hard underground. The mold may be located both on the second side 2 and on the first side 1 of the carrier 10.
Fig. 5 shows a third embodiment of the device 100 according to the invention. The device 100 shown is manufactured on plate level where the substrate 20 and the carrier 10 are assembled for separation of substrate 20 or carrier 10 for individual devices. The result of this is, for example, that the isolating material 40 is only applied between the substrate 20 and the carrier 10. Preferably holes are present in the carrier to accelerate the supply of isolating material 40. After the carrier layer has been removed, in this example of embodiment a second protective layer 47 is deposited in addition to a first protective layer 45. Both layers 45, 47 have been patterned as desired and filled with copper by means of electroplating. In this process is applied the damascene technique on micrometer scale, which is known to the expert in the field of interconnects. The resulting device is suitable for mounting but also additional dielectrical and conductive layers may be applied, among which there are further elements, ground faces, thin-film capacitors etc.
Summarizing, a semiconductor device is provided having a semiconductor substrate 20 and a functional element 31 , such as a microstrip, a coil, a coupler. The functional element 31 is then present in a conductive layer which is mechanically embedded in isolating material between the substrate 20 and the element 31. The functional element is subsequently electrically connected to the substrate 20 by connectors. In this way electrical losses in the substrate 20 are strongly reduced. The device 100 is favorably manufactured by applying a foil that has a conductive layer and a carrier layer to the substrate, after which the space between substrate and foil is filled with isolating material 40 and - preferably, the carrier layer is removed.

Claims

CLAIMS:
1. A method of manufacturing an electronic device comprising a substrate with an electrical element on a first side thereof, the electrical element comprising a first and a second electrode which are connected via metallization to electrical contacts and to electrodes of further electrical elements, the electronic device further comprising a functional element, characterized in that the method comprises the steps of:
- providing a carrier with the functional element, the carrier comprising on the first side an electroconductive patterned layer and on a second side, facing the first side, comprising a carrier layer;
- assembling the substrate and the carrier, the first sides facing each other and the patterned layer being electroconductively connected to the metallization, and
- applying the isolating material between the substrate and the carrier.
2. A method as claimed in claim 1, characterized in that inside the carrier a patterned sub-layer is present between the patterned layer and the carrier layer, which patterned layer and which sub-layer comprise a first and a second pattern, the patterns being mutually distinguished by a recess which has a larger diameter in the plane of the sub-layer than in the plane of the patterned layer thanks to which carrier the patterned layer is embedded in the isolating material upon the application of the isolating material.
3. A method as claimed in claim 1, characterized in that the functional element is defined in the patterned layer and in that the carrier layer is removed after the isolating material has been applied.
4. A method as claimed in claim 1 , characterized in that the patterned layer is connected to the metallization by means of metal or solder balls.
5. A method as claimed in claim 1, 2 or 3, characterized in that the patterned layer has a thickness between 1 and 20 μm.
6. A method as claimed in claim 1, 2 or 3, characterized in that the patterned layer is bent prior to assembly so that after assembly there is contact between the metallization and the patterned layer at a first point and in that the functional element is located in a plane substantially parallel to a first side at a predefined distance.
7. An electronic device comprising a substrate with an electrical element on its first side which element comprises a first and a second electrode which are connected to a metallization by electrical contacts and electrodes of further electrical elements, the electronic device further comprising an inductive element, characterized in that the inductive element is defined in an electroconductive patterned layer which is located on the first side of the substrate and which is electroconductively connected to the metallization, isolating material being present between said substrate and the patterned layer in which isolating material the patterned layer has been mechanically embedded.
8. An electronic device as claimed in claim 7, characterized in that the patterned layer extends in a plane parallel to the first side beyond the substrate and contact pads for external contacting of the electronic device and the isolating material in essence completely envelops the substrate.
9. An electronic device as claimed in claim 7, characterized in that the patterned layer is situated between the isolating material and additional layers in which vertical interconnect areas (vias) are defined.
10. An electronic device as claimed in claim 7, characterized in that the metallization along a boundary face with the isolating material includes an inductive element which is situated substantially opposite the inductive element in the patterned layer, the inductive elements together forming a strip line.
11. An electronic device as claimed in claim 7, characterized in that the substrate comprises a semiconductor material selected from the group of III-V and II- VI connectors and in that the electrical element is a semiconductor element.
PCT/IB2003/001302 2002-04-11 2003-04-10 Method of manufacturing an electronic device WO2003085729A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
EP03710103A EP1500134A1 (en) 2002-04-11 2003-04-10 Method of manufacturing an electronic device
JP2003582813A JP2005522861A (en) 2002-04-11 2003-04-10 Manufacturing method of electronic device
KR10-2004-7016073A KR20040101416A (en) 2002-04-11 2003-04-10 Method of manufacturing an electronic device
US10/510,298 US7414858B2 (en) 2002-04-11 2003-04-10 Method of manufacturing an electronic device
AU2003214524A AU2003214524A1 (en) 2002-04-11 2003-04-10 Method of manufacturing an electronic device
CNB038081121A CN1331220C (en) 2002-04-11 2003-04-10 Method of manufacturing an electronic device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP02076425.4 2002-04-11
EP02076425 2002-04-11
EP02079546 2002-10-30
EP02079546.4 2002-10-30

Publications (1)

Publication Number Publication Date
WO2003085729A1 true WO2003085729A1 (en) 2003-10-16

Family

ID=28793207

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2003/001302 WO2003085729A1 (en) 2002-04-11 2003-04-10 Method of manufacturing an electronic device

Country Status (8)

Country Link
US (1) US7414858B2 (en)
EP (1) EP1500134A1 (en)
JP (1) JP2005522861A (en)
KR (1) KR20040101416A (en)
CN (1) CN1331220C (en)
AU (1) AU2003214524A1 (en)
TW (1) TWI267954B (en)
WO (1) WO2003085729A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007131967A1 (en) * 2006-05-15 2007-11-22 Koninklijke Philips Electronics N.V. Integrated low-loss capacitor-arrray structure
WO2010028884A3 (en) * 2008-09-15 2010-12-23 Robert Bosch Gmbh Encapsulation, mems and encapsulation method
US7944658B2 (en) 2006-06-20 2011-05-17 Nxp B.V. Integrated circuit and assembly therewith
US8138087B2 (en) 2006-09-18 2012-03-20 Nxp B.V. Method of manufacturing an integrated circuit

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005045059B4 (en) * 2005-09-21 2011-05-19 Infineon Technologies Ag Integrated circuit arrangement with several Leitstrukturlagen and coil and method for manufacturing
US20090151992A1 (en) * 2007-12-18 2009-06-18 Broadcom Corporation Formation and integration of passive structures using silicon and package substrate
WO2009119166A1 (en) * 2008-03-24 2009-10-01 日本電気株式会社 Semiconductor optical interconnection device and semiconductor optical interconnection method
US8237269B2 (en) * 2008-08-01 2012-08-07 Qualcomm Incorporated High Q transformer disposed at least partly in a non-semiconductor substrate
US8058934B2 (en) 2009-06-03 2011-11-15 Qualcomm Incorporated Apparatus and method for frequency generation
FR2964810B1 (en) * 2010-09-10 2012-09-21 St Microelectronics Tours Sas HOUSING COUPLER
KR101503144B1 (en) * 2013-07-29 2015-03-16 삼성전기주식회사 Thin film type inductor and method of manufacturing the same
US10455308B2 (en) 2014-09-17 2019-10-22 Intel Corporation Die with integrated microphone device using through-silicon vias (TSVs)
EP3635768A4 (en) 2017-05-10 2021-02-24 McMahon, Shane Thomas Thin film crystallization process
CN114667807A (en) * 2019-10-03 2022-06-24 勒克斯半导体公司 System-on-foil device

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11163024A (en) * 1997-11-28 1999-06-18 Sumitomo Metal Mining Co Ltd Semiconductor device and lead frame for assembling the same, and manufacture of the device
EP1143509A2 (en) * 2000-03-08 2001-10-10 Sanyo Electric Co., Ltd. Method of manufacturing the circuit device and circuit device
EP1154473A2 (en) * 2000-05-09 2001-11-14 Sanyo Electric Co., Ltd. Sheet-like board member and method of manufacturing a semiconductor device
WO2002001631A2 (en) 2000-06-29 2002-01-03 Siemens Aktiengesellschaft High-frequency component
EP1182703A2 (en) * 2000-08-11 2002-02-27 Integrated Electronics & Packaging Technologies, Inc. Semiconductor device having integrated capacitor and/or inductor
EP1187205A2 (en) * 2000-09-06 2002-03-13 Sanyo Electric Co., Ltd. Chip scale package with thermally and electrically conductive pad and manufacturing method thereof
EP1203071A2 (en) 1999-08-03 2002-05-08 The Procter & Gamble Company A process for making detergent compositions with additives
EP2077228A2 (en) 2007-12-25 2009-07-08 Yamaha Marine Kabushiki Kaisha Outboard motor
EP2078208A2 (en) 2006-11-03 2009-07-15 Gore Enterprise Holdings, Inc. Tamper respondent sensor and enclosure

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4992764A (en) * 1989-02-21 1991-02-12 Hittite Microwave Corporation High-power FET circuit
FR2685588A1 (en) * 1991-12-23 1993-06-25 Trt Telecom Radio Electr RADIO TRANSMISSION SYSTEM COMPRISING AT LEAST ONE CENTER STATION AND A PLURALITY OF SATELLITE STATIONS.
US5635762A (en) * 1993-05-18 1997-06-03 U.S. Philips Corporation Flip chip semiconductor device with dual purpose metallized ground conductor
JPH0714876A (en) * 1993-06-17 1995-01-17 Matsushita Electron Corp Integrated circuit device and manufacture thereof
JPH09321175A (en) * 1996-05-30 1997-12-12 Oki Electric Ind Co Ltd Microwave circuit and chip
WO1998013893A1 (en) * 1996-09-27 1998-04-02 Philips Electronics N.V. Device with circuit element and transmission line
JPH1145976A (en) * 1997-07-28 1999-02-16 Hitachi Ltd High frequency multi chip module and manufacture thereof
JP3503133B2 (en) * 1999-12-10 2004-03-02 日本電気株式会社 Connection method of electronic device assembly and electronic device
JP4547781B2 (en) * 2000-07-28 2010-09-22 パナソニック株式会社 Method for manufacturing multiple chip resistors
JP2002092566A (en) * 2000-09-13 2002-03-29 Dainippon Printing Co Ltd Coil on-chip module, manufacturing method thereof, and non-contact type ic card
US6801438B1 (en) * 2000-10-24 2004-10-05 Touch Future Technolocy Ltd. Electrical circuit and method of formation
JP2002299496A (en) * 2001-03-30 2002-10-11 Fujitsu Ltd Semiconductor device and its fabricating method
ATE485627T1 (en) 2001-08-14 2010-11-15 Nxp Bv ELECTRONIC COMPONENT AND METHOD FOR PRODUCTION
US6608757B1 (en) * 2002-03-18 2003-08-19 International Business Machines Corporation Method for making a printed wiring board
KR20040105855A (en) 2002-04-11 2004-12-16 코닌클리즈케 필립스 일렉트로닉스 엔.브이. Method of manufacturing an electronic device
AU2003233029A1 (en) 2002-06-07 2003-12-22 Koninklijke Philips Electronics N.V. Method of manufacturing an electronic device
JP3711343B2 (en) * 2002-06-26 2005-11-02 株式会社トッパンNecサーキットソリューションズ Printed wiring board, manufacturing method thereof, and semiconductor device

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11163024A (en) * 1997-11-28 1999-06-18 Sumitomo Metal Mining Co Ltd Semiconductor device and lead frame for assembling the same, and manufacture of the device
EP1203071A2 (en) 1999-08-03 2002-05-08 The Procter & Gamble Company A process for making detergent compositions with additives
EP1143509A2 (en) * 2000-03-08 2001-10-10 Sanyo Electric Co., Ltd. Method of manufacturing the circuit device and circuit device
EP1154473A2 (en) * 2000-05-09 2001-11-14 Sanyo Electric Co., Ltd. Sheet-like board member and method of manufacturing a semiconductor device
WO2002001631A2 (en) 2000-06-29 2002-01-03 Siemens Aktiengesellschaft High-frequency component
EP1182703A2 (en) * 2000-08-11 2002-02-27 Integrated Electronics & Packaging Technologies, Inc. Semiconductor device having integrated capacitor and/or inductor
EP1187205A2 (en) * 2000-09-06 2002-03-13 Sanyo Electric Co., Ltd. Chip scale package with thermally and electrically conductive pad and manufacturing method thereof
EP2078208A2 (en) 2006-11-03 2009-07-15 Gore Enterprise Holdings, Inc. Tamper respondent sensor and enclosure
EP2077228A2 (en) 2007-12-25 2009-07-08 Yamaha Marine Kabushiki Kaisha Outboard motor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 11 30 September 1999 (1999-09-30) *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007131967A1 (en) * 2006-05-15 2007-11-22 Koninklijke Philips Electronics N.V. Integrated low-loss capacitor-arrray structure
WO2007132423A2 (en) * 2006-05-15 2007-11-22 Nxp B.V. Assembly, chip and method of operating
WO2007132423A3 (en) * 2006-05-15 2008-02-28 Nxp Bv Assembly, chip and method of operating
US8310024B2 (en) 2006-05-15 2012-11-13 Nxp B.V. Assembly, chip and method of operating
US7944658B2 (en) 2006-06-20 2011-05-17 Nxp B.V. Integrated circuit and assembly therewith
US8138087B2 (en) 2006-09-18 2012-03-20 Nxp B.V. Method of manufacturing an integrated circuit
WO2010028884A3 (en) * 2008-09-15 2010-12-23 Robert Bosch Gmbh Encapsulation, mems and encapsulation method
US8680665B2 (en) 2008-09-15 2014-03-25 Robert Bosch Gmbh Encapsulation, MEMS and encapsulation method

Also Published As

Publication number Publication date
TWI267954B (en) 2006-12-01
CN1331220C (en) 2007-08-08
CN1647269A (en) 2005-07-27
US20050117315A1 (en) 2005-06-02
EP1500134A1 (en) 2005-01-26
TW200406891A (en) 2004-05-01
KR20040101416A (en) 2004-12-02
JP2005522861A (en) 2005-07-28
US7414858B2 (en) 2008-08-19
AU2003214524A1 (en) 2003-10-20

Similar Documents

Publication Publication Date Title
US7414858B2 (en) Method of manufacturing an electronic device
US8022536B2 (en) Semiconductor substrate for build-up packages
US6998533B2 (en) Electronic device and method of manufacturing same
US8116066B2 (en) Method of manufacturing electronic component built-in substrate
US8344492B2 (en) Semiconductor device and method of manufacturing the same, and electronic apparatus
US20050153483A1 (en) Carrier, method of manufacturing a carrier and an electronic device
CN104851842A (en) Semiconductor device including an embedded surface mount device and method of forming the same
EP1501756B1 (en) Method of manufacturing an electronic device in a cavity with a cover
KR100374278B1 (en) Plate and method of manufacturing semiconductor device
US7678612B2 (en) Method of manufacturing semiconductor device
KR20020018929A (en) Circuit device and method of manufacturing the same
CN107195555A (en) A kind of chip packaging method
WO2004057662A2 (en) Electronic device and method of manufacturing same
KR100516867B1 (en) Mounted substrate, method of fabricating mounted substrate, and mounted method of electronic circuit element
KR100752665B1 (en) Semiconductor device using a conductive adhesive and method of fabricating the same
US20220210916A1 (en) Substrate structure and manufacturing method thereof, electronic device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003710103

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 10510298

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1020047016073

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 20038081121

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2003582813

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 1020047016073

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003710103

Country of ref document: EP