WO2003090256A2 - Method and apparatus for connecting vertically stacked integrated circuit chips - Google Patents

Method and apparatus for connecting vertically stacked integrated circuit chips Download PDF

Info

Publication number
WO2003090256A2
WO2003090256A2 PCT/US2003/013569 US0313569W WO03090256A2 WO 2003090256 A2 WO2003090256 A2 WO 2003090256A2 US 0313569 W US0313569 W US 0313569W WO 03090256 A2 WO03090256 A2 WO 03090256A2
Authority
WO
WIPO (PCT)
Prior art keywords
metallizations
prepackaged
integrated circuits
interior
lateral surface
Prior art date
Application number
PCT/US2003/013569
Other languages
French (fr)
Other versions
WO2003090256A3 (en
Inventor
Keith D. Gann
Douglas M. Albert
Original Assignee
Irvine Sensors Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Irvine Sensors Corporation filed Critical Irvine Sensors Corporation
Priority to EP03721978A priority Critical patent/EP1497852A4/en
Priority to AU2003225259A priority patent/AU2003225259A1/en
Publication of WO2003090256A2 publication Critical patent/WO2003090256A2/en
Publication of WO2003090256A3 publication Critical patent/WO2003090256A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06551—Conductive connections on the side of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1064—Electrical connections provided on a side surface of one or more of the containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor
    • Y10T29/49171—Assembling electrical component directly to terminal or elongated conductor with encapsulating

Definitions

  • the invention relates to electronic modules comprised of stacked integrated circuit carrying chips and more particularly to the method and apparatus for providing a connection among and with memory chips as an assembly of stacked memory chips.
  • High-density electronic packages which are capable of incorporating more electronic capacity in a given space, or reducing the space required for a given amount of electronic capacity.
  • Such packages are particularly useful as computer memories, control logic, arithmetic units, and the like wherein a plurality of similar chips can be advantageous combined into a single assembly or module.
  • the electronic density is obtained by means of a structure in which integrated circuit (IC) chips are stacked to form a three-dimensional structure.
  • the stacked chip structure (a) has at least one interconnect plane which is adapted to be electrically connected to external circuitry; and (b) contains within its volume a very extensive electronic system.
  • interconnect plane signifies that electrical leads extend to that planar surface of the stacked chip structure.
  • IC chips such as memory devices, which are preferably obtained as standard (off-the-shelf) items from suppliers, must be modified to provide external leads only at one edge, instead of two edges, of each chip.
  • IC chips such as memory devices
  • the electrical leads at the interconnect plane must be insulated from the semiconductor material, it has been necessary to apply passivation material on the interconnect plane, and then to form T-shaped electrical connections by applying thin-film metallization to the interconnect plane.
  • T-connects are fragile and therefore not very reliable.
  • the reliability of the "T-connects” depends to a large extent on the quality of the passivation layer.
  • Another problem centers around the epoxy glue between layers, which is troublesome in several ways. Glue thickness variations, for example, can cause problems during certain processing steps, and the glue limits the stack's operating temperature to about 100°C. It also limits the choice of material for the bonding bumps (to avoid degrading the glue and passivation due to high temperature).
  • flip-chip bonding bump bonding
  • flip-chip bonding has been less reliable as a method for making electrical interconnections than other methods, such as TAB bonding and wire bonding. In particular, it is not very practical in a mass production environment.
  • Another issue addressed by the present invention concerns heat transfer, particularly where the IC chips have high power requirements.
  • silicon has reasonable heat-conducting properties, there is still the possibility of overheating problems in silicon stacks.
  • heat dissipation problem appears almost insurmountable (in stacked chip modules), if non-heat-conducting chips made of poor thermally-conducting material, such as gallium arsenide (GaAs), are used.
  • GaAs gallium arsenide
  • Such chips have certain advantages over silicon, including their ability to provide much higher speed electronic signals.
  • GaAs devices at higher speeds and temperatures, in the future can be expected to create packaging problems.
  • chip temperature increases and electrical/material properties begin to vary significantly.
  • the invention is an apparatus comprising a plurality of prepackaged integrated circuits, each with a first plurality of exterior leads connected to a second plurality of interior wires, having at least one exterior lead which is not connected to any interior wire.
  • the plurality of prepackaged integrated circuits are vertically stacked on each other so that like leads are aligned with each.
  • the prepackaged integrated circuits are modified so that the first plurality of exterior leads are removed exposing ends of the second plurality of interior wires on a collective lateral surface of the vertically stacked prepackaged integrated circuits.
  • a plurality of metallizations are disposed on the collective lateral surface connecting selected ones of the second plurality of interior wires together and separately connected to selected other ones of second plurality of interior wires.
  • the apparatus further comprises a contact layer having contact pads defined therein.
  • the contact layer is disposed on the vertically stacked prepackaged integrated circuits.
  • the plurality of metallizations are coupled to the contact pads.
  • the plurality of metallizations are coupled to the contact pads via leads disposed in the contact layer and extending to the collective lateral surface.
  • the contact layer has an exposed top surface and the contact pads are defined on the exposed top surface. 5.
  • the apparatus of claim 2 wherein the contact layer has an exposed top surface and wherein the contact pads are defined on the exposed top surface.
  • the prepackaged integrated circuits have a plurality of types of circuit terminals.
  • a first group of metallizations which connect selected ones of the second plurality of interior or bonding wires together, are disposed vertically on the collective lateral surface and are connected to a selected one of the types of circuit terminals of each of the plurality of prepackaged integrated circuits to form a common connection among the selected type of circuit terminal.
  • a second group of metallizations which are separately connected to a selected one of second plurality of interior or bonding wires, correspond to a selected type of circuit terminal for each of the plurality of prepackaged integrated circuits. This second group of metallizations are disposed in part vertically on the collective lateral surface and are laterally offset one from the other to allow separate access to each one of the plurality of prepackaged integrated circuits through the selected type of circuit terminal.
  • This second group of offset metallizations are disposed in an NC or "no connection" region of the collective lateral surface.
  • the plurality of metallizations which are separately connected to selected other ones of second plurality of interior wires are disposed at least in part thereon.
  • the plurality of prepackaged integrated circuits comprise a plurality of memory circuits.
  • the selected ones of the second plurality of interior wires which are coupled together to the metallization include power terminals.
  • the second plurality of interior wires separately connected to the metallization include chip control or data input/output terminals.
  • the invention is also characterized as a method for making the above described apparatus. While the apparatus and method has or will be described for the sake of grammatical fluidity with functional explanations, it is to be expressly understood that the claims, unless expressly formulated under 35 USC 112, are not to be construed as necessarily limited in any way by the construction of "means” or “steps” limitations, but are to be accorded the full scope of the meaning and equivalents of the definition provided by the claims under the judicial doctrine of equivalents, and in the case where the claims are expressly formulated under 35 USC 112 are to be accorded full statutory equivalents under 35 USC 112. The invention can be better visualized by turning now to the following drawings wherein like elements are referenced by like numerals.
  • Fig. 1 is a side cross-sectional view of a prepackaged chip devised according to the prior art.
  • Fig. 2 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 1 vertically stacked according to the invention.
  • Fig. 3 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 2 which have been modified to remove the lead frames according to the invention.
  • Fig. 4 is a side cross-sectional view of a prepackaged chip devised according to the prior art in which there are two back-to-back chips within the same package.
  • Fig. 5 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 4 vertically stacked according to the invention.
  • Fig. 6 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 5 which have been modified to remove the lead frames according to the invention.
  • Fig. 7 is a plan view of the side metallizations disposed on the collective lateral surface of the stack in either the embodiments of Figs. 3 or 6.
  • a plurality of identical prepackaged chips such a memory chips, are vertically stacked and bonded together with their terminals aligned.
  • the exterior lead frames are removed by grinding down the collective lateral surface of the stack, including that portion of the exterior lead frames extending into the packaging of the chip.
  • the bonding wires which were connected to the lead frames are now exposed on the collective lateral surface of the stack. In those areas collective lateral surface of the stack where no bonding wire was connected to the lead frame, a bare insulative surface is left.
  • a contact layer is disposed on top of the stack and vertical metallizations defined on the stack to connect the ends of the wires to the contact layer and hence to contact pads on the top surface of the contact layer.
  • Fig. 1 is a side cross-sectional view of a conventional integrated circuit chip, such as a flash memory chip 10.
  • the packaged memory chip 10 is comprised of a semiconductor integrated chip, symbolically denoted by reference numeral 12 included within a passivating package 14, such as molded plastic.
  • Chip 12 is connected to a conductive lead assembly 16 which electrically communicates chip 10 to the exterior world and extends into the side surface 18 of packaging 14.
  • wire bonded leads 20 connect lead frame 16 to connection points 22 on chip 12.
  • chip 10 is encapsulated or passivated from the exterior environment while providing the required number of electrical connections typically through a dual-in-line package.
  • Fig. 1 represents an integrated circuit memory chip 10 as it is typically provided by the manufacturer.
  • a plurality of such chips 10 can be vertically stacked together according to the invention as depicted in Fig. 2.
  • four such chips 10a, 10b, 10c and 10d are shown as vertically stacked one on top of each other.
  • Chips 10a-10d are bonded together by adhesive or any other equivalent means now known or later devised.
  • corresponding lead frame's 16a-16d extent from side surface 18a-18d which side surface is collectively defines the side surface of the stack denoted by reference numeral 24 in Fig. 2.
  • reference numeral 24 in Fig. 2 While the illustrated embodiment shows a dual-in-line lead frame 16, it is to be expressly understood that any kind of connection device now known or later devised for providing electrical access into the chip may be equivalently substituted.
  • a top connection player is disposed on the top surface of the uppermost chip 10a.
  • Contact layer 26 as a plurality of side leads 28 defined therein which extend to side surface 30 in a manner which will be described in greater detail below. Leads 28 then connect to vertical vias 32 defined within layer 26, which in turn are connected to contact pads 34 defined on the upper surface 36 of layer 26.
  • the manufacture of contact layer 26 is conventional and may include known or later discovered semiconductor lithographic and/or printed circuit board manufacturing techniques.
  • contact layer 26 may be comprised of an insulating printed circuit board substrate in which metallic or conductive leads 28, vias 32 and contact pads 34 have been conventional defined or formed. Contact layer 26 is then conventionally bonded to the top of the stack of chips 10. Fig.
  • FIG. 3 is a side cross-sectional view of assembly 24 as shown in Fig. 2 after the lateral side portions of assembly 24 have been removed by grinding or any other equivalent means now known or later devised.
  • This operation removes the extending portions of lead frames 16a-16d and portions of packaging 14 of each of the chips 10a- 10d to the interior end 38 of lead frames 16a-16d.
  • wires 20 can be coupled together by means of defined metallizations 40 which are lithographically disposed on side surfaces 30 of assembly 24.
  • Metallizations 40 are directed vertically upwardly and downwardly along sides 30 to contact leads 28 exposed on the side surface is 30 of layer 26. In this manner contact points 22 within chips 10a-10d are appropriately connected to contact pads 34 defined on the upper surface of layer 26.
  • chips 10 which include two back-to-back integrated circuits 12a and 12b within a single packaging 14 as shown in the side cross-sectional view of Fig. 4 may be similarly stacked and interconnected. As shown in the side cross-sectional view in Fig. 4 chips 12a and 12b are separated by an interposer layer 42, but are otherwise identical in construction to the chip shown in Fig. 1. Chips 12a and 12b are connected to by their corresponding bonding wires 20a and 20b to a shared to lead frame 16. In this manner the amount of memory, for example, included within chip 10 may be doubled without doubling the number of exterior leads connected to package 14. While the interior wires 20a and 20b are shown in the illustrated embodiment as conventional bonding wires, any electrical connection used or capable of being used to connect an exterior terminal to a semiconductor chip now know or later devised may be equivalently substituted.
  • a plurality of chips 10a-10d can be stacked as shown in Fig. 5 using the double chip embodiment of Fig. 4.
  • the stacked assembly 24 of Fig. 5 can be processed so that lead frames 16 are removed and contacts are then made on the lateral side surface 30 of assembly 24 with bonding wires 20a and 20b of chips 10a-10d. Connection is again made through vertical metallizations 40 to leads 28 and hence contact pads 34 on upper layer 26.
  • Fig. 7 is a diagrammatic plan view of lateral surface 30 of assembly 24 which illustrates the general principle by which side metallizations 40 may be used to connect the plurality of chips 10.
  • leads within lead frame 16 will be unconnected or dummy leads, that is, leads which are designated as no connection leads, NC. Only certain ones of the leads will be connected to active circuit or contact points 22 within chips 12.
  • these active leads will include data input and outputs I/O as well as command signals such as: address latch enable, ALE; chip enable, CE; read enable, RE; write enable, WE; power, VCC; ground, VSS and similar control signals or shared circuit terminals.
  • chips 10a-10d are vertically stacked and aligned with each other, similar leads will be vertically positioned above corresponding leads in adjacent chips. For example as shown in Fig. 7 in the vertical line connected to metallizations 40a will be all of the power connect leads VCC for each of the chips with an assembly 24. Similarly connected to vertical metallization 40b shown in Fig. 7, will be all of the addressed latch enable ALE contacts within chips 10 in assembly 24. However, since each of the chips 10a-10d must be separately accessed with respect to various ones of the other input and output data terminals, the separate metallizations 40c are defined on side surface 30 to connect, for example, to a ready/busy R/B terminal 44 in chip 10c.
  • Metallizations 40c and 40d as shown in Fig. 7 include an all lateral portions 46 which extend horizontally across side surface 30 until a region is reached on side surface 30 which has space available for the vertical run of the corresponding metallizations 40c or 40d. Space is available on side surface 30 for such offset vertical runs of lines 40c and 40d and other metallizations similar thereto by reason of the plurality of adjacent no connection terminals, NC, provided in a typical integrated memory chip 10.
  • NC no connection terminals
  • Fig. 7 is a diagrammatic depiction of an actual assembly 24 of flash memory chips which illustrates that the number of NC connections are sufficient and spaced appropriately to allow ample surface on the side surface 30 for both the commonly shared metallizations 40a and nonshared or chip specific metallizations such as 40d and 40c. It is to be expressly understood that the geometric pattern of NC regions and active wire ends shown in Fig. 7 is illustrative only of one specific memory chip and that the pattern will vary with each prepackaged chip design.
  • the metallizations disposed on the collective lateral side surface of the stack may be multiiayered with intervening insulating layers between the multiple conductive lines with connecting vias to the terminals, if desired or necessary.

Abstract

Prepackaged chips (10), such a memory chips, are vertically stacked and bonded together with their terminals aligned. The exterior lead frames (16) are removed including that portion which extends into the packaging. The bonding wires (20) are now exposed on the collective lateral surface of the stack (24). In those areas where no bonding wire (20) was connected to the lead frame (16), a bare insulative surface is left. A contact layer (26) is disposed on top of the stack (24) and vertical metallizations (40) defined on the stack (24) to connect the ends of the wires (20) to the contact layer (26) and hence to contact pads (34) on the top surface of the contact layer (26). The vertical metallizations (40) are arranged and configured to connect all commonly shared terminals of the chips (10), while the control and data input/output signals of each chip (10) are separately connected to metallizations, which are disposed in part on the bare insulative surface.

Description

METHOD AND APPARATUS FOR CONNECTING VERTICALLY STACKED
INTEGRATED CIRCUIT CHIPS
Background of the Invention 1. Field of the Invention
The invention relates to electronic modules comprised of stacked integrated circuit carrying chips and more particularly to the method and apparatus for providing a connection among and with memory chips as an assembly of stacked memory chips.
2. Description of the Prior Art
High-density electronic packages, which are capable of incorporating more electronic capacity in a given space, or reducing the space required for a given amount of electronic capacity. Such packages are particularly useful as computer memories, control logic, arithmetic units, and the like wherein a plurality of similar chips can be advantageous combined into a single assembly or module.
The electronic density is obtained by means of a structure in which integrated circuit (IC) chips are stacked to form a three-dimensional structure. The stacked chip structure: (a) has at least one interconnect plane which is adapted to be electrically connected to external circuitry; and (b) contains within its volume a very extensive electronic system. The term "interconnect plane" signifies that electrical leads extend to that planar surface of the stacked chip structure.
In various prior applications and patents assigned to the assignee of this application, stacks of silicon IC chips have been proposed. One of those applications is U.S. Patent 4,706,166. That patent discloses a three-dimensional module of stacked layers, or chips, each of which layers carries IC circuits whose leads extend to a common interconnect plane of the module. Electrically conductive bumps deposited on the access plane of the module are aligned with, and bonded to, electrically conductive bumps on a supporting substrate, thereby connecting the circuitry in the stacked layers to external circuitry. Various limitations and deficiencies in the prior developments have led to the present invention. One such limitation is the fact that IC chips, such as memory devices, which are preferably obtained as standard (off-the-shelf) items from suppliers, must be modified to provide external leads only at one edge, instead of two edges, of each chip. Perhaps the most critical problems encountered have been due to the electrically conductive properties of the material of the stacked chips, except for such materials as gallium arsenide and sapphire. Because the electrical leads at the interconnect plane must be insulated from the semiconductor material, it has been necessary to apply passivation material on the interconnect plane, and then to form T-shaped electrical connections by applying thin-film metallization to the interconnect plane.
These "T-connects" are fragile and therefore not very reliable. In the case of a silicon stack, the reliability of the "T-connects" depends to a large extent on the quality of the passivation layer. Another problem centers around the epoxy glue between layers, which is troublesome in several ways. Glue thickness variations, for example, can cause problems during certain processing steps, and the glue limits the stack's operating temperature to about 100°C. It also limits the choice of material for the bonding bumps (to avoid degrading the glue and passivation due to high temperature). In addition to the "T-connect" problem and the glue problem, there is also a problem with flip-chip bonding (bump bonding) of the stacked chip module to a substrate. Flip- chip bonding has been less reliable as a method for making electrical interconnections than other methods, such as TAB bonding and wire bonding. In particular, it is not very practical in a mass production environment.
Another issue addressed by the present invention concerns heat transfer, particularly where the IC chips have high power requirements. Although silicon has reasonable heat-conducting properties, there is still the possibility of overheating problems in silicon stacks. Furthermore, the heat dissipation problem appears almost insurmountable (in stacked chip modules), if non-heat-conducting chips made of poor thermally-conducting material, such as gallium arsenide (GaAs), are used. Such chips have certain advantages over silicon, including their ability to provide much higher speed electronic signals. However, the use of GaAs devices at higher speeds and temperatures, in the future can be expected to create packaging problems. As operating frequency increases into the gigahertz range, chip temperature increases and electrical/material properties begin to vary significantly. As a result, many other electrical properties are also affected; they include signal propagation delay, signal rise time, and characteristic impedances. Requirements for innovative denser packaging to help alleviate these problems have become critical. It is therefore obvious that special temperature considerations must be given to the packaging of GaAs devices to avoid degradation of their high speed performance. To satisfy these needs the prior art has provided a frame carrier in which the chip is embedded as shown in U.S. Patent 4,764,846. While effective to meet the foregoing problems, this approach entails processing and manufacturing steps which add significantly to the cost of the assembled stack of chips. Therefore, what is needed is an inexpensive and easily fabricated method and apparatus by which similar prefabricated, packaged chips may be stacked together and connected both to each other and to the external world.
Brief Summary of the Invention The invention is an apparatus comprising a plurality of prepackaged integrated circuits, each with a first plurality of exterior leads connected to a second plurality of interior wires, having at least one exterior lead which is not connected to any interior wire. The plurality of prepackaged integrated circuits are vertically stacked on each other so that like leads are aligned with each. The prepackaged integrated circuits are modified so that the first plurality of exterior leads are removed exposing ends of the second plurality of interior wires on a collective lateral surface of the vertically stacked prepackaged integrated circuits. A plurality of metallizations are disposed on the collective lateral surface connecting selected ones of the second plurality of interior wires together and separately connected to selected other ones of second plurality of interior wires.
The apparatus further comprises a contact layer having contact pads defined therein. The contact layer is disposed on the vertically stacked prepackaged integrated circuits. The plurality of metallizations are coupled to the contact pads. The plurality of metallizations are coupled to the contact pads via leads disposed in the contact layer and extending to the collective lateral surface. The contact layer has an exposed top surface and the contact pads are defined on the exposed top surface. 5. The apparatus of claim 2 wherein the contact layer has an exposed top surface and wherein the contact pads are defined on the exposed top surface.
The prepackaged integrated circuits have a plurality of types of circuit terminals. A first group of metallizations, which connect selected ones of the second plurality of interior or bonding wires together, are disposed vertically on the collective lateral surface and are connected to a selected one of the types of circuit terminals of each of the plurality of prepackaged integrated circuits to form a common connection among the selected type of circuit terminal. A second group of metallizations, which are separately connected to a selected one of second plurality of interior or bonding wires, correspond to a selected type of circuit terminal for each of the plurality of prepackaged integrated circuits. This second group of metallizations are disposed in part vertically on the collective lateral surface and are laterally offset one from the other to allow separate access to each one of the plurality of prepackaged integrated circuits through the selected type of circuit terminal.
This second group of offset metallizations are disposed in an NC or "no connection" region of the collective lateral surface. The collective lateral surface created when the first plurality of exterior leads are removed, i.e. NC or "no connection" region, includes an insulative surface devoid of any exposed ends of the interior wires. The plurality of metallizations which are separately connected to selected other ones of second plurality of interior wires are disposed at least in part thereon.
In the illustrated embodiment the plurality of prepackaged integrated circuits comprise a plurality of memory circuits. The selected ones of the second plurality of interior wires which are coupled together to the metallization include power terminals. The second plurality of interior wires separately connected to the metallization include chip control or data input/output terminals.
The invention is also characterized as a method for making the above described apparatus. While the apparatus and method has or will be described for the sake of grammatical fluidity with functional explanations, it is to be expressly understood that the claims, unless expressly formulated under 35 USC 112, are not to be construed as necessarily limited in any way by the construction of "means" or "steps" limitations, but are to be accorded the full scope of the meaning and equivalents of the definition provided by the claims under the judicial doctrine of equivalents, and in the case where the claims are expressly formulated under 35 USC 112 are to be accorded full statutory equivalents under 35 USC 112. The invention can be better visualized by turning now to the following drawings wherein like elements are referenced by like numerals.
Brief Description of the Drawings
Fig. 1 is a side cross-sectional view of a prepackaged chip devised according to the prior art.
Fig. 2 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 1 vertically stacked according to the invention. Fig. 3 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 2 which have been modified to remove the lead frames according to the invention.
Fig. 4 is a side cross-sectional view of a prepackaged chip devised according to the prior art in which there are two back-to-back chips within the same package. Fig. 5 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 4 vertically stacked according to the invention.
Fig. 6 is a side cross-sectional view of a plurality of prepackaged chips of Fig. 5 which have been modified to remove the lead frames according to the invention.
Fig. 7 is a plan view of the side metallizations disposed on the collective lateral surface of the stack in either the embodiments of Figs. 3 or 6.
The invention and its various embodiments can now be better understood by turning to the following detailed description of the preferred embodiments which are presented as illustrated examples of the invention defined in the claims. It is expressly understood that the invention as defined by the claims may be broader than the illustrated embodiments described below.
Detailed Description of the Preferred Embodiments
A plurality of identical prepackaged chips, such a memory chips, are vertically stacked and bonded together with their terminals aligned. The exterior lead frames are removed by grinding down the collective lateral surface of the stack, including that portion of the exterior lead frames extending into the packaging of the chip. The bonding wires which were connected to the lead frames are now exposed on the collective lateral surface of the stack. In those areas collective lateral surface of the stack where no bonding wire was connected to the lead frame, a bare insulative surface is left. A contact layer is disposed on top of the stack and vertical metallizations defined on the stack to connect the ends of the wires to the contact layer and hence to contact pads on the top surface of the contact layer. The vertical metallizations are arranged and configured on the collective lateral surface of the stack to connect all commonly shared terminals of the chips, such a power and ground terminals to a single vertical metallization, while the control and data input/output signals of each chip are separately connected to offset vertical metallizations defined on the collective lateral surface, which metallizations are disposed in part on the bare insulative surface portions of the collective lateral surface. Fig. 1 is a side cross-sectional view of a conventional integrated circuit chip, such as a flash memory chip 10. The packaged memory chip 10 is comprised of a semiconductor integrated chip, symbolically denoted by reference numeral 12 included within a passivating package 14, such as molded plastic. Chip 12 is connected to a conductive lead assembly 16 which electrically communicates chip 10 to the exterior world and extends into the side surface 18 of packaging 14. wire bonded leads 20 connect lead frame 16 to connection points 22 on chip 12. In this manner chip 10 is encapsulated or passivated from the exterior environment while providing the required number of electrical connections typically through a dual-in-line package. Thus, Fig. 1 represents an integrated circuit memory chip 10 as it is typically provided by the manufacturer. A plurality of such chips 10 can be vertically stacked together according to the invention as depicted in Fig. 2. In the illustrated embodiment of Fig. 2 four such chips 10a, 10b, 10c and 10d are shown as vertically stacked one on top of each other. Any number of such chips may be vertically stacked and only four chips are shown only for the purposes of illustration. Chips 10a-10d are bonded together by adhesive or any other equivalent means now known or later devised. As depicted in Fig. 2, corresponding lead frame's 16a-16d extent from side surface 18a-18d which side surface is collectively defines the side surface of the stack denoted by reference numeral 24 in Fig. 2. While the illustrated embodiment shows a dual-in-line lead frame 16, it is to be expressly understood that any kind of connection device now known or later devised for providing electrical access into the chip may be equivalently substituted.
A top connection player, generally denoted by reference numeral 26, is disposed on the top surface of the uppermost chip 10a. Contact layer 26 as a plurality of side leads 28 defined therein which extend to side surface 30 in a manner which will be described in greater detail below. Leads 28 then connect to vertical vias 32 defined within layer 26, which in turn are connected to contact pads 34 defined on the upper surface 36 of layer 26. The manufacture of contact layer 26 is conventional and may include known or later discovered semiconductor lithographic and/or printed circuit board manufacturing techniques. For example, contact layer 26 may be comprised of an insulating printed circuit board substrate in which metallic or conductive leads 28, vias 32 and contact pads 34 have been conventional defined or formed. Contact layer 26 is then conventionally bonded to the top of the stack of chips 10. Fig. 3 is a side cross-sectional view of assembly 24 as shown in Fig. 2 after the lateral side portions of assembly 24 have been removed by grinding or any other equivalent means now known or later devised. This operation removes the extending portions of lead frames 16a-16d and portions of packaging 14 of each of the chips 10a- 10d to the interior end 38 of lead frames 16a-16d. This leaves only a cross-sectional end portion of bonding wire 20 exposed on side 30 of assembly 24. To the extent then that each of the bonding wires 20 are connected to common contact points 22 within chips 10a710d, wires 20 can be coupled together by means of defined metallizations 40 which are lithographically disposed on side surfaces 30 of assembly 24. Metallizations 40 are directed vertically upwardly and downwardly along sides 30 to contact leads 28 exposed on the side surface is 30 of layer 26. In this manner contact points 22 within chips 10a-10d are appropriately connected to contact pads 34 defined on the upper surface of layer 26.
Similarly, chips 10 which include two back-to-back integrated circuits 12a and 12b within a single packaging 14 as shown in the side cross-sectional view of Fig. 4 may be similarly stacked and interconnected. As shown in the side cross-sectional view in Fig. 4 chips 12a and 12b are separated by an interposer layer 42, but are otherwise identical in construction to the chip shown in Fig. 1. Chips 12a and 12b are connected to by their corresponding bonding wires 20a and 20b to a shared to lead frame 16. In this manner the amount of memory, for example, included within chip 10 may be doubled without doubling the number of exterior leads connected to package 14. While the interior wires 20a and 20b are shown in the illustrated embodiment as conventional bonding wires, any electrical connection used or capable of being used to connect an exterior terminal to a semiconductor chip now know or later devised may be equivalently substituted.
Again a plurality of chips 10a-10d can be stacked as shown in Fig. 5 using the double chip embodiment of Fig. 4. In the same manner as described in connection with Figs. 2 and 3, the stacked assembly 24 of Fig. 5 can be processed so that lead frames 16 are removed and contacts are then made on the lateral side surface 30 of assembly 24 with bonding wires 20a and 20b of chips 10a-10d. Connection is again made through vertical metallizations 40 to leads 28 and hence contact pads 34 on upper layer 26.
Fig. 7 is a diagrammatic plan view of lateral surface 30 of assembly 24 which illustrates the general principle by which side metallizations 40 may be used to connect the plurality of chips 10. In a typical integrated circuit chip 10 one or more leads within lead frame 16 will be unconnected or dummy leads, that is, leads which are designated as no connection leads, NC. Only certain ones of the leads will be connected to active circuit or contact points 22 within chips 12. For example in a memory, these active leads will include data input and outputs I/O as well as command signals such as: address latch enable, ALE; chip enable, CE; read enable, RE; write enable, WE; power, VCC; ground, VSS and similar control signals or shared circuit terminals. Since chips 10a-10d are vertically stacked and aligned with each other, similar leads will be vertically positioned above corresponding leads in adjacent chips. For example as shown in Fig. 7 in the vertical line connected to metallizations 40a will be all of the power connect leads VCC for each of the chips with an assembly 24. Similarly connected to vertical metallization 40b shown in Fig. 7, will be all of the addressed latch enable ALE contacts within chips 10 in assembly 24. However, since each of the chips 10a-10d must be separately accessed with respect to various ones of the other input and output data terminals, the separate metallizations 40c are defined on side surface 30 to connect, for example, to a ready/busy R/B terminal 44 in chip 10c. The corresponding ready/busy R/B terminal 44 the next lower chip 10d will then be provided with the separate metallizations 40d. Metallizations 40c and 40d as shown in Fig. 7 include an all lateral portions 46 which extend horizontally across side surface 30 until a region is reached on side surface 30 which has space available for the vertical run of the corresponding metallizations 40c or 40d. Space is available on side surface 30 for such offset vertical runs of lines 40c and 40d and other metallizations similar thereto by reason of the plurality of adjacent no connection terminals, NC, provided in a typical integrated memory chip 10. The removal step between Figs. 2 and 3 or Figs. 5 and 6 remove all the metal contact of lead frame 16 which is normally positioned in the "NC" region of lead frames 16. This leaves then bare passivation of packaging 14 as the exposed side surface 30. No end contacts of wires 20 are provided to adjacent an NC lead and hence the insulated surface 30 is available for deposition of metallizations 40 without interference. Fig. 7 is a diagrammatic depiction of an actual assembly 24 of flash memory chips which illustrates that the number of NC connections are sufficient and spaced appropriately to allow ample surface on the side surface 30 for both the commonly shared metallizations 40a and nonshared or chip specific metallizations such as 40d and 40c. It is to be expressly understood that the geometric pattern of NC regions and active wire ends shown in Fig. 7 is illustrative only of one specific memory chip and that the pattern will vary with each prepackaged chip design. However, the principles of the invention are generally applicable to any geometric configuration that might be presented. For example, while NC regions are beneficially utilized, it is also to be understood that the area of the collective lateral side surface of the stack between normally spaced active terminals can be considered as equivalent to an NC region and used for metallizations of a more narrow width down to the limits of reliable manufacturing line width rules.
It is also to be contemplated as being within the scope of the invention that the metallizations disposed on the collective lateral side surface of the stack may be multiiayered with intervening insulating layers between the multiple conductive lines with connecting vias to the terminals, if desired or necessary.
Many alterations and modifications may be made by those having ordinary skill in the art without departing from the spirit and scope of the invention. Therefore, it must be understood that the illustrated embodiment has been set forth only for the purposes of example and that it should not be taken as limiting the invention as defined by the following claims. For example, notwithstanding the fact that the elements of a claim are set forth below in a certain combination, it must be expressly understood that the invention includes other combinations of fewer, more or different elements, which are disclosed in above even when not initially claimed in such combinations.
The words used in this specification to describe the invention and its various embodiments are to be understood not only in the sense of their commonly defined meanings, but to include by special definition in this specification structure, material or acts beyond the scope of the commonly defined meanings. Thus if an element can be understood in the context of this specification as including more than one meaning, then its use in a claim must be understood as being generic to all possible meanings supported by the specification and by the word itself.
The definitions of the words or elements of the following claims are, therefore, defined in this specification to include not only the combination of elements which are literally set forth, but all equivalent structure, material or acts for performing substantially the same function in substantially the same way to obtain substantially the same result. In this sense it is therefore contemplated that an equivalent substitution of two or more elements may be made for any one of the elements in the claims below or that a single element may be substituted for two or more elements in a claim. Although elements may be described above as acting in certain combinations and even initially claimed as such, it is to be expressly understood that one or more elements from a claimed combination can in some cases be excised from the combination and that the claimed combination may be directed to a subcombination or variation of a subcombination. Insubstantial changes from the claimed subject matter as viewed by a person with ordinary skill in the art, now known or later devised, are expressly contemplated as being equivalently within the scope of the claims. Therefore, obvious substitutions now or later known to one with ordinary skill in the art are defined to be within the scope of the defined elements. The claims are thus to be understood to include what is specifically illustrated and described above, what is conceptionally equivalent, what can be obviously substituted and also what essentially incorporates the essential idea of the invention.

Claims

We claim:
1. An apparatus comprising: a plurality of prepackaged integrated circuits, each with a first plurality of exterior leads connected to a second plurality of interior wires, having at least one exterior lead which is not connected to any interior wire, wherein said plurality of prepackaged integrated circuits are vertically stacked on each other so that like leads are aligned with each, said prepackaged integrated circuits being modified so that said first plurality of exterior leads are removed exposing ends of said second plurality of interior wires on a collective lateral surface of said vertically stacked prepackaged integrated circuits; and a plurality of metallizations disposed on said collective lateral surface connecting selected ones of said second plurality of interior wires together and separately connected to selected other ones of second plurality of interior wires.
2. The apparatus of claim 1 further comprising a contact layer having contact pads defined therein and being disposed on said vertically stacked prepackaged integrated circuits wherein said plurality of metallizations are coupled to said contact pads.
3. The apparatus of claim 2 where said plurality of metallizations are coupled to said contact pads via leads disposed in said contact layer and extending to said collective lateral surface.
4. The apparatus of claim 3 wherein said contact layer has an exposed top surface and wherein said contact pads are defined on said exposed top surface.
5. The apparatus of claim 2 wherein said contact layer has an exposed top surface and wherein said contact pads are defined on said exposed top surface.
6. The apparatus of claim 1 wherein said prepackaged integrated circuits have a plurality of types of circuit terminals, and wherein said metallizations connecting selected ones of said second plurality of interior wires together are disposed vertically on said collective lateral surface and are connected to a selected one of said types of circuit terminals of each of said plurality of prepackaged integrated circuits to form a common connection among said selected type of circuit terminal.
7. The apparatus of claim 1 wherein said prepackaged integrated circuits have a plurality of types of circuit terminals, wherein said metallizations separately connected to a selected one of second plurality of interior wires correspond to a selected type of circuit terminal for each of said plurality of prepackaged integrated circuits, and wherein said metallizations are disposed in part vertically on said collective lateral surface and are laterally offset one from the other to allow separate access to each one of said plurality of prepackaged integrated circuits through said selected type of circuit terminal.
8. The apparatus of claim 7 where said offset metallizations are disposed in an NC region of said collective lateral surface.
9. The apparatus of claim 1 wherein said collective lateral surface created when said first plurality of exterior leads are removed includes an insulative surface without any exposed ends of said interior wires exposed, and wherein said plurality of metallizations separately connected to selected other ones of second plurality of interior wires are disposed at least in part thereon.
10. The apparatus of claim 1 wherein said plurality of prepackaged integrated circuits comprise a plurality of memory circuits, wherein said selected ones of said second plurality of interior wires which are coupled together to said metallization include power terminals, and wherein said second plurality of interior wires separately connected to said metallization include chip control or data input/output terminals.
11. A method comprising: providing a plurality of prepackaged integrated circuits, each with a first plurality of exterior leads connected to a second plurality of interior wires, having at least one exterior lead which is not connected to any interior wire, vertically stacking said plurality of prepackaged integrated circuits are on each other so that like leads are aligned with each; modifying said prepackaged integrated circuits so that said first plurality of exterior leads are removed exposing ends of said second plurality of interior wires on a collective lateral surface of said vertically stacked prepackaged integrated circuits; and disposing a plurality of metallizations on said collective lateral surface to connect selected ones of said second plurality of interior wires together and separately connect selected other ones of second plurality of interior wires.
12. The method of claim 11 further comprising disposing a contact layer having contact pads defined therein on said vertically stacked prepackaged integrated circuits, and coupling said plurality of metallizations to said contact pads.
13. The method of claim 12 where coupling said plurality of metallizations to said contact pads comprises coupling said plurality of metallizations to corresponding leads disposed in said contact layer which leads extend to said collective lateral surface.
14. The method of claim 13 wherein coupling said plurality of metallizations to corresponding leads couples said plurality of metallizations to said contact pads which are defined on an exposed top surface of said contact layer.
15. The method of claim 12 wherein coupling said plurality of metallizations to corresponding leads couples said plurality of metallizations to said contact pads which are defined on an exposed top surface of said contact layer.
16. The method of claim 11 wherein said prepackaged integrated circuits have a plurality of types of circuit terminals, and wherein disposing said metallizations comprises vertically disposing selected ones of said second plurality of interior wires together on said collective lateral surface to interconnect a selected one of said types of circuit terminals of each of said plurality of prepackaged integrated circuits thus forming a common connection among said selected type of circuit terminal.
17. The method of claim 11 wherein said prepackaged integrated circuits have a plurality of types of circuit terminals, wherein disposing said metallizations to separately connect a selected one of second plurality of interior wires comprises connecting a selected type of circuit terminal for each of said plurality of prepackaged integrated circuits, and disposing said metallizations in part vertically on said collective lateral surface so that at least one of said metallizations is laterally offset from others to allow separate access to each one of said plurality of prepackaged integrated circuits through said selected type of circuit terminal.
18. The method of claim 17 where disposing said offset metallizations comprising disposing said metallizations in an NC region of said collective lateral surface.
19. The method of claim 11 wherein said collective lateral surface created when said first plurality of exterior leads are removed includes an insulative surface without any exposed ends of said interior wires exposed, and wherein disposing said plurality of metallizations separately connected to selected other ones of second plurality of interior wires disposes said metallizations at least in part on said insulative surface.
20. The method of claim 11 wherein said plurality of prepackaged integrated circuits comprise a plurality of memory circuits, wherein disposing said metallizations connects selected ones of said second plurality of interior wires together which wires include power terminals, and separately connects selected ones of said second plurality of interior wires to said metallization which wires include chip control or data input/output terminals.
21. An apparatus comprising: a plurality of prepackaged circuit means for performing an electrical function, each with a first plurality of exterior lead means for providing exterior electrical connection to said circuit means, said exterior lead means connected to a second plurality of interior wire means for connecting said exterior lead means to a circuit in said prepackaged circuit means, having at least one exterior lead means which is not connected to any interior wire means, wherein said plurality of prepackaged circuit means are vertically stacked on each other so that like exterior lead means are aligned with each, said prepackaged circuit means being modified so that said first plurality of exterior lead means are removed exposing ends of said second plurality of interior wire means on a collective lateral surface of said vertically stacked prepackaged circuit means; and a plurality of metallization means disposed on said collective lateral surface for connecting selected ones of said second plurality of interior wire means together and separately connecting to selected other ones of second plurality of interior wire means.
22. The apparatus of claim 21 further comprising a contact layer means for providing electrical connection and being disposed on said vertically stacked prepackaged circuit means wherein said plurality of metallization means are coupled to said contact layer means.
23. The apparatus of claim 22 further comprising contact pad means for providing top access for electrical connection and where said plurality of metallization means are coupled to said contact pad means via lead means disposed in said contact layer means, said lead means extending to said collective lateral surface and for providing for electrical connection between said collective lateral surface and said contact pad means.
24. The apparatus of claim 23 wherein said contact layer means has an exposed top surface and wherein said contact pad means are defined on said exposed top surface.
25. The apparatus of claim 22 wherein said contact layer means has an exposed top surface and wherein said contact pad means are defined on said exposed top surface.
26. The apparatus of claim 21 wherein said prepackaged circuit means has a plurality of types of circuit terminal means for providing functional types of electrical signals to said prepackaged circuit means, and wherein said metallization means connecting selected ones of said second plurality of interior wire means together are disposed vertically on said collective lateral surface and are connected to a selected one of said types of circuit terminal means of each of said plurality of prepackaged circuit means to form a common connection among said selected type of circuit terminal means.
27. The apparatus of claim 21 wherein said prepackaged circuit means have a plurality of types of circuit terminal means for providing functional types of electrical signals to said prepackaged circuit means, wherein said metallization means separately connected to a selected one of second plurality of interior wire means correspond to a selected type of circuit terminal means for each of said plurality of prepackaged circuit means, and wherein said metallization means is disposed in part vertically on said collective lateral surface and are laterally offset one from the other to allow separate access to each one of said plurality of prepackaged circuit means through said selected type of circuit terminal means.
28. The apparatus of claim 27 where said offset metallization means are disposed in an NC region of said collective lateral surface.
29. The apparatus of claim 21 wherein said collective lateral surface created when said first plurality of exterior lead means is removed includes an insulative surface without any exposed ends of said interior wire means exposed, and wherein said plurality of metallization means separately connected to selected other ones of second plurality of interior wire means are disposed at least in part thereon.
30. The apparatus of claim 21 wherein said plurality of prepackaged circuit means comprise a plurality of memory circuit means for storage data, wherein said selected ones of said second plurality of interior wire means which are coupled together to said metallization means include power terminals, and wherein said second plurality of interior wire means separately connected to said metallization means include chip control or data input/output terminals.
31. A method comprising the steps of: providing a plurality of prepackaged integrated circuits, each with a first plurality of exterior leads connected to a second plurality of interior wires, having at least one exterior lead which is not connected to any interior wire, vertically stacking said plurality of prepackaged integrated circuits are on each other so that like leads are aligned with each; modifying said prepackaged integrated circuits so that said first plurality of exterior leads are removed exposing ends of said second plurality of interior wires on a collective lateral surface of said vertically stacked prepackaged integrated circuits; and disposing a plurality of metallizations on said collective lateral surface to connect selected ones of said second plurality of interior wires together and separately connect selected other ones of second plurality of interior wires.
32. The method of claim 31 further comprising the steps of disposing a contact layer having contact pads defined therein on said vertically stacked prepackaged integrated circuits, and coupling said plurality of metallizations to said contact pads.
33. The method of claim 32 where said step of coupling said plurality of metallizations to said contact pads comprises the step of coupling said plurality of metallizations to corresponding leads disposed in said contact layer which leads extend to said collective lateral surface.
34. The method of claim 33 wherein said step of coupling said plurality of metallizations to corresponding leads comprises the step of coupling said plurality of metallizations to said contact pads which are defined on an exposed top surface of said contact layer.
35. The method of claim 32 wherein said step of coupling said plurality of metallizations to corresponding leads comprises the step of coupling said plurality of metallizations to said contact pads which are defined on an exposed top surface of said contact layer.
36. The method of claim 31 wherein said prepackaged integrated circuits have a plurality of types of circuit terminals, and wherein said step of disposing said metallizations comprises the step of vertically disposing selected ones of said second plurality of interior wires together on said collective lateral surface to interconnect a selected one of said types of circuit terminals of each of said plurality of prepackaged integrated circuits thus forming a common connection among said selected type of circuit terminal.
37. The method of claim 31 wherein said prepackaged integrated circuits have a plurality of types of circuit terminals, wherein said step of disposing said metallizations to separately connect a selected one of second plurality of interior wires comprises the steps of connecting a selected type of circuit terminal for each of said plurality of prepackaged integrated circuits, and disposing said metallizations in part vertically on said collective lateral surface so that at least one of said metallizations is laterally offset from others to allow separate access to each one of said plurality of prepackaged integrated circuits through said selected type of circuit terminal.
38. The method of claim 37 where said step of disposing said offset metallizations comprises the step of disposing said metallizations in an NC region of said collective lateral surface.
39. The method of claim 31 wherein said step of removing said first plurality of exterior leads comprises the step of creating an insulative surface without any exposed ends of said interior wires exposed, and wherein said step of disposing said plurality of metallizations separately connected to selected other ones of second plurality of interior wires comprises the step of disposing said metallizations at least in part on said insulative surface.
40. The method of claim 31 wherein said plurality of prepackaged integrated circuits comprise a plurality of memory circuits, wherein said step of disposing said metallizations comprises the steps of connecting selected ones of said second plurality of interior wires together which wires include power terminals, and separately connecting selected ones of said second plurality of interior wires to said metallization which wires include chip control or data input/output terminals.
PCT/US2003/013569 2002-04-22 2003-04-22 Method and apparatus for connecting vertically stacked integrated circuit chips WO2003090256A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP03721978A EP1497852A4 (en) 2002-04-22 2003-04-22 Method and apparatus for connecting vertically stacked integrated circuit chips
AU2003225259A AU2003225259A1 (en) 2002-04-22 2003-04-22 Method and apparatus for connecting vertically stacked integrated circuit chips

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/128,728 US6806559B2 (en) 2002-04-22 2002-04-22 Method and apparatus for connecting vertically stacked integrated circuit chips
US10/128,728 2002-04-22

Publications (2)

Publication Number Publication Date
WO2003090256A2 true WO2003090256A2 (en) 2003-10-30
WO2003090256A3 WO2003090256A3 (en) 2004-03-18

Family

ID=29215501

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/013569 WO2003090256A2 (en) 2002-04-22 2003-04-22 Method and apparatus for connecting vertically stacked integrated circuit chips

Country Status (4)

Country Link
US (3) US6806559B2 (en)
EP (1) EP1497852A4 (en)
AU (1) AU2003225259A1 (en)
WO (1) WO2003090256A2 (en)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6551857B2 (en) 1997-04-04 2003-04-22 Elm Technology Corporation Three dimensional structure integrated circuits
US6438638B1 (en) 2000-07-06 2002-08-20 Onspec Electronic, Inc. Flashtoaster for reading several types of flash-memory cards with or without a PC
US7295443B2 (en) 2000-07-06 2007-11-13 Onspec Electronic, Inc. Smartconnect universal flash media card adapters
US7511369B2 (en) * 2002-04-22 2009-03-31 Irvine Sensors Corp. BGA-scale stacks comprised of layers containing integrated circuit die and a method for making the same
US6806559B2 (en) * 2002-04-22 2004-10-19 Irvine Sensors Corporation Method and apparatus for connecting vertically stacked integrated circuit chips
US7777321B2 (en) * 2002-04-22 2010-08-17 Gann Keith D Stacked microelectronic layer and module with three-axis channel T-connects
US7402897B2 (en) 2002-08-08 2008-07-22 Elm Technology Corporation Vertical system integration
US6932275B2 (en) * 2002-10-03 2005-08-23 Onspec Electronic Inc. Frame kit to accommodate multiple host processing system connector interfaces
US8074082B2 (en) * 2004-10-08 2011-12-06 Aprolase Development Co., Llc Anti-tamper module
FI20041525A (en) * 2004-11-26 2006-03-17 Imbera Electronics Oy Electronics module and manufacturing process
US7709943B2 (en) * 2005-02-14 2010-05-04 Daniel Michaels Stacked ball grid array package module utilizing one or more interposer layers
EP1724835A1 (en) 2005-05-17 2006-11-22 Irvine Sensors Corporation Electronic module comprising a layer containing integrated circuit die and a method for making the same
US7429785B2 (en) 2005-10-19 2008-09-30 Littelfuse, Inc. Stacked integrated circuit chip assembly
US7990727B1 (en) 2006-04-03 2011-08-02 Aprolase Development Co., Llc Ball grid array stack
US7829438B2 (en) * 2006-10-10 2010-11-09 Tessera, Inc. Edge connect wafer level stacking
US7901989B2 (en) * 2006-10-10 2011-03-08 Tessera, Inc. Reconstituted wafer level stacking
US8513789B2 (en) 2006-10-10 2013-08-20 Tessera, Inc. Edge connect wafer level stacking with leads extending along edges
US7952195B2 (en) * 2006-12-28 2011-05-31 Tessera, Inc. Stacked packages with bridging traces
US8461672B2 (en) 2007-07-27 2013-06-11 Tessera, Inc. Reconstituted wafer stack packaging with after-applied pad extensions
KR101533663B1 (en) 2007-08-03 2015-07-03 테세라, 인코포레이티드 Stack packages using reconstituted wafers
US8043895B2 (en) 2007-08-09 2011-10-25 Tessera, Inc. Method of fabricating stacked assembly including plurality of stacked microelectronic elements
FR2923081B1 (en) * 2007-10-26 2009-12-11 3D Plus PROCESS FOR VERTICAL INTERCONNECTION OF 3D ELECTRONIC MODULES BY VIAS.
JP5103245B2 (en) 2008-03-31 2012-12-19 ルネサスエレクトロニクス株式会社 Semiconductor device
CN102067310B (en) 2008-06-16 2013-08-21 泰塞拉公司 Stacking of wafer-level chip scale packages having edge contacts and manufacture method thereof
CN102422412A (en) 2009-03-13 2012-04-18 德塞拉股份有限公司 Stacked microelectronic assemblies having vias extending through bond pads
US20110085304A1 (en) * 2009-10-14 2011-04-14 Irvine Sensors Corporation Thermal management device comprising thermally conductive heat spreader with electrically isolated through-hole vias
US20110096511A1 (en) * 2009-10-26 2011-04-28 Christian Krutzik Ultra-low profile multi-chip module
US20110147568A1 (en) * 2009-12-18 2011-06-23 Irvine Sensors Corporation High density array module and connector
US9431275B2 (en) 2010-09-17 2016-08-30 Pfg Ip Llc Wire bond through-via structure and method
FR2993101B1 (en) 2012-07-06 2015-07-17 Commissariat Energie Atomique METHOD FOR ASSEMBLING AND ENCAPSULATING LITHIUM MICROBATTERIES AND MICROBATTERIES THUS OBTAINED
CN110943050B (en) * 2018-09-21 2023-08-15 中兴通讯股份有限公司 Packaging structure and stacked packaging structure
US11538739B2 (en) 2020-04-21 2022-12-27 Toyota Motor Engineering & Manufacturing North America, Inc. Compact low inductance chip-on-chip power card

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4764846A (en) 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3370203A (en) * 1965-07-19 1968-02-20 United Aircraft Corp Integrated circuit modules
US4288841A (en) 1979-09-20 1981-09-08 Bell Telephone Laboratories, Incorporated Double cavity semiconductor chip carrier
US4597519A (en) * 1984-02-27 1986-07-01 Fairchild Camera & Instrument Corporation Lead wire bonding with increased bonding surface area
US4706166A (en) 1986-04-25 1987-11-10 Irvine Sensors Corporation High-density electronic modules--process and product
US5107586A (en) 1988-09-27 1992-04-28 General Electric Company Method for interconnecting a stack of integrated circuits at a very high density
IT1225624B (en) * 1988-10-20 1990-11-22 Sgs Thomson Microelectronics SELF-ALIGNED METAL-SEMICONDUCTOR CONTACT PROCEDURE IN INTEGRATED DEVICES CONTAINING MISFET STRUCTURES
FR2645681B1 (en) * 1989-04-07 1994-04-08 Thomson Csf DEVICE FOR VERTICALLY INTERCONNECTING PADS OF INTEGRATED CIRCUITS AND ITS MANUFACTURING METHOD
US5104820A (en) 1989-07-07 1992-04-14 Irvine Sensors Corporation Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5281852A (en) * 1991-12-10 1994-01-25 Normington Peter J C Semiconductor device including stacked die
FR2688629A1 (en) * 1992-03-10 1993-09-17 Thomson Csf Method and device for three-dimensional encapsulation of semiconductor chips
FR2688630B1 (en) 1992-03-13 2001-08-10 Thomson Csf METHOD AND DEVICE FOR THREE-DIMENSIONAL INTERCONNECTION OF ELECTRONIC COMPONENT PACKAGES.
DE69330630T2 (en) 1992-05-15 2002-06-13 Irvine Sensors Corp NON-CONDUCTIVE EDGE LAYER FOR INTEGRATED STACK OF IC CHIPS
JPH06268101A (en) * 1993-03-17 1994-09-22 Hitachi Ltd Semiconductor device and its manufacture, electronic device, lead frame, and mounting substrate
US6084175A (en) 1993-05-20 2000-07-04 Amoco/Enron Solar Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts
US5502667A (en) * 1993-09-13 1996-03-26 International Business Machines Corporation Integrated multichip memory module structure
US5544804A (en) * 1994-06-08 1996-08-13 Texas Instruments Incorporated Capillary designs and process for fine pitch ball bonding
DE19520700B4 (en) 1994-06-09 2004-09-09 Samsung Electronics Co., Ltd., Suwon Semiconductor chip layout
US5677566A (en) 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
JPH09260568A (en) * 1996-03-27 1997-10-03 Mitsubishi Electric Corp Semiconductor device and its manufacture
US5817530A (en) 1996-05-20 1998-10-06 Micron Technology, Inc. Use of conductive lines on the back side of wafers and dice for semiconductor interconnects
US5953588A (en) 1996-12-21 1999-09-14 Irvine Sensors Corporation Stackable layers containing encapsulated IC chips
US5857858A (en) 1996-12-23 1999-01-12 General Electric Company Demountable and repairable low pitch interconnect for stacked multichip modules
US6338973B1 (en) 1997-08-18 2002-01-15 Texas Instruments Incorporated Semiconductor device and method of fabrication
KR100266637B1 (en) * 1997-11-15 2000-09-15 김영환 Stackable ball grid array semiconductor package and a method thereof
US6153929A (en) * 1998-08-21 2000-11-28 Micron Technology, Inc. Low profile multi-IC package connector
KR100304959B1 (en) * 1998-10-21 2001-09-24 김영환 Chip stacked semiconductor package and manufacturing method thereof
FR2802706B1 (en) 1999-12-15 2002-03-01 3D Plus Sa METHOD AND DEVICE FOR THREE-DIMENSIONAL INTERCONNECTION OF ELECTRONIC COMPONENTS
JP2001177051A (en) 1999-12-20 2001-06-29 Toshiba Corp Semiconductor device and system apparatus
FR2805082B1 (en) * 2000-02-11 2003-01-31 3D Plus Sa THREE-DIMENSIONAL INTERCONNECTION METHOD AND ELECTRONIC DEVICE OBTAINED THEREBY
JP3874062B2 (en) * 2000-09-05 2007-01-31 セイコーエプソン株式会社 Semiconductor device
US6674161B1 (en) * 2000-10-03 2004-01-06 Rambus Inc. Semiconductor stacked die devices
US6380624B1 (en) * 2000-10-10 2002-04-30 Walsin Advanced Electronics Ltd. Stacked integrated circuit structure
JP3798620B2 (en) * 2000-12-04 2006-07-19 富士通株式会社 Manufacturing method of semiconductor device
US20020096760A1 (en) * 2001-01-24 2002-07-25 Gregory Simelgor Side access layer for semiconductor chip or stack thereof
US20020100600A1 (en) * 2001-01-26 2002-08-01 Albert Douglas M. Stackable microcircuit layer formed from a plastic encapsulated microcircuit and method of making the same
US7115986B2 (en) * 2001-05-02 2006-10-03 Micron Technology, Inc. Flexible ball grid array chip scale packages
US6627984B2 (en) 2001-07-24 2003-09-30 Dense-Pac Microsystems, Inc. Chip stack with differing chip package types
SG117395A1 (en) 2001-08-29 2005-12-29 Micron Technology Inc Wire bonded microelectronic device assemblies and methods of manufacturing same
US7049693B2 (en) 2001-08-29 2006-05-23 Micron Technology, Inc. Electrical contact array for substrate assemblies
US6560109B2 (en) 2001-09-07 2003-05-06 Irvine Sensors Corporation Stack of multilayer modules with heat-focusing metal layer
US20030059976A1 (en) 2001-09-24 2003-03-27 Nathan Richard J. Integrated package and methods for making same
US6797537B2 (en) 2001-10-30 2004-09-28 Irvine Sensors Corporation Method of making stackable layers containing encapsulated integrated circuit chips with one or more overlaying interconnect layers
US6611052B2 (en) * 2001-11-16 2003-08-26 Micron Technology, Inc. Wafer level stackable semiconductor package
EP1489657A4 (en) 2002-02-06 2011-06-29 Ibiden Co Ltd Semiconductor chip mounting board, its manufacturing method, and semiconductor module
US6806559B2 (en) 2002-04-22 2004-10-19 Irvine Sensors Corporation Method and apparatus for connecting vertically stacked integrated circuit chips
US6710246B1 (en) * 2002-08-02 2004-03-23 National Semiconductor Corporation Apparatus and method of manufacturing a stackable package for a semiconductor device
KR100495211B1 (en) * 2002-11-25 2005-06-14 삼성전기주식회사 Ceramic multilayer board and its manufacture

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4764846A (en) 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1497852A4

Also Published As

Publication number Publication date
US20030197253A1 (en) 2003-10-23
AU2003225259A1 (en) 2003-11-03
US20050077621A1 (en) 2005-04-14
US8012803B2 (en) 2011-09-06
US6806559B2 (en) 2004-10-19
EP1497852A4 (en) 2008-05-28
EP1497852A2 (en) 2005-01-19
AU2003225259A8 (en) 2003-11-03
US20110045635A1 (en) 2011-02-24
US7872339B2 (en) 2011-01-18
WO2003090256A3 (en) 2004-03-18

Similar Documents

Publication Publication Date Title
US8012803B2 (en) Vertically stacked pre-packaged integrated circuit chips
KR100404373B1 (en) Highly integrated chip-on-chip packaging
US9627354B1 (en) Semiconductor memory device
US6306686B1 (en) Method of fabricating an electronic package with interconnected chips
KR101277429B1 (en) Stacked Die BGA or LGA Component Assembly
US5656856A (en) Reduced noise semiconductor package stack
JP4808408B2 (en) Multi-chip package, semiconductor device used for the same, and manufacturing method thereof
US5506753A (en) Method and apparatus for a stress relieved electronic module
US7786596B2 (en) Hermetic seal and reliable bonding structures for 3D applications
US5834832A (en) Packing structure of semiconductor packages
KR100269528B1 (en) High performance, low cost multi-chip module package
EP1223617B1 (en) Multichip module with a plurality of semiconductor chips mounted on a semiconductor substrate
EP1280203A2 (en) 3D-Semiconductor Package
US8933561B2 (en) Semiconductor device for semiconductor package having through silicon vias of different heights
WO2005101491A2 (en) Micropede stacked die component assembly
KR100702970B1 (en) semiconductor package having dual interconnection form and manufacturing method thereof
US20040124513A1 (en) High-density multichip module package
US20070018298A1 (en) Optimized multi-apparation assembly
JPH01235264A (en) Semiconductor integrated circuit device
US20050104184A1 (en) Semiconductor chip package and method
US20070252256A1 (en) Package-on-package structures
KR0134649B1 (en) Package having capacitor and the manufacture method
KR100851108B1 (en) Wafer level system in package and fabrication method thereof
KR100480908B1 (en) method for manufacturing stacked chip package
KR100235495B1 (en) Semiconductor apparatus

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003721978

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2003721978

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP