WO2003091874A2 - Automatic task distribution in scalable processors - Google Patents
Automatic task distribution in scalable processors Download PDFInfo
- Publication number
- WO2003091874A2 WO2003091874A2 PCT/IB2003/001399 IB0301399W WO03091874A2 WO 2003091874 A2 WO2003091874 A2 WO 2003091874A2 IB 0301399 W IB0301399 W IB 0301399W WO 03091874 A2 WO03091874 A2 WO 03091874A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sequence
- repeated sub
- processing
- instruction
- repeated
- Prior art date
Links
- 238000012545 processing Methods 0.000 claims abstract description 113
- 238000000034 method Methods 0.000 claims description 18
- 238000013507 mapping Methods 0.000 claims description 10
- 230000011664 signaling Effects 0.000 claims description 5
- 230000003213 activating effect Effects 0.000 claims description 3
- 238000003672 processing method Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 9
- 230000003252 repetitive effect Effects 0.000 description 5
- 108091081062 Repeated sequence (DNA) Proteins 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000013459 approach Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 230000009191 jumping Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
- G06F9/30065—Loop control instructions; iterative instructions, e.g. LOOP, REPEAT
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
- G06F9/381—Loop buffering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/511,514 US7765533B2 (en) | 2002-04-25 | 2003-04-04 | Automatic task distribution in scalable processors |
JP2004500179A JP4647307B2 (en) | 2002-04-25 | 2003-04-04 | Automatic task distribution in scalable processors |
AU2003214567A AU2003214567A1 (en) | 2002-04-25 | 2003-04-04 | Automatic task distribution in scalable processors |
EP03710147.4A EP1502182B1 (en) | 2002-04-25 | 2003-04-04 | Automatic task distribution in scalable processors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02076642 | 2002-04-25 | ||
EP02076642.4 | 2002-04-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003091874A2 true WO2003091874A2 (en) | 2003-11-06 |
WO2003091874A3 WO2003091874A3 (en) | 2004-03-11 |
Family
ID=29265963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2003/001399 WO2003091874A2 (en) | 2002-04-25 | 2003-04-04 | Automatic task distribution in scalable processors |
Country Status (6)
Country | Link |
---|---|
US (1) | US7765533B2 (en) |
EP (1) | EP1502182B1 (en) |
JP (1) | JP4647307B2 (en) |
CN (1) | CN1650258A (en) |
AU (1) | AU2003214567A1 (en) |
WO (1) | WO2003091874A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006048254A (en) * | 2004-08-02 | 2006-02-16 | Ricoh Co Ltd | Image processing controller |
GB2594498A (en) * | 2020-04-30 | 2021-11-03 | Advanced Risc Mach Ltd | Instruction scheduling |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7519621B2 (en) * | 2004-05-04 | 2009-04-14 | Pagebites, Inc. | Extracting information from Web pages |
FR2893156B1 (en) * | 2005-11-04 | 2008-02-15 | Commissariat Energie Atomique | METHOD AND SYSTEM FOR INTENSIVE MULTITASK AND MULTIFLOT CALCULATION IN REAL TIME. |
US20100174884A1 (en) * | 2005-12-27 | 2010-07-08 | Matsushita Electric Industrial Co., Ltd. | Processor having reconfigurable arithmetic element |
JP4778359B2 (en) * | 2006-05-17 | 2011-09-21 | エヌイーシーコンピュータテクノ株式会社 | Emulation method and computer system |
US7984269B2 (en) * | 2007-06-12 | 2011-07-19 | Arm Limited | Data processing apparatus and method for reducing issue circuitry responsibility by using a predetermined pipeline stage to schedule a next operation in a sequence of operations defined by a complex instruction |
US20100057514A1 (en) * | 2008-08-29 | 2010-03-04 | International Business Machines Corporation | Effective task distribution in collaborative software development |
US8327351B2 (en) * | 2009-04-30 | 2012-12-04 | Sap Ag | Application modification framework |
US9631396B2 (en) * | 2011-06-20 | 2017-04-25 | Eddie Leach | Do-it-yourself fence |
CN108614736B (en) | 2018-04-13 | 2021-03-02 | 杭州中天微系统有限公司 | Device and processor for realizing resource index replacement |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5457799A (en) * | 1994-03-01 | 1995-10-10 | Digital Equipment Corporation | Optimizer for program loops |
US5963972A (en) * | 1997-02-24 | 1999-10-05 | Digital Equipment Corporation | Memory architecture dependent program mapping |
US20020029357A1 (en) * | 1998-11-16 | 2002-03-07 | Insignia Solution, Plc | Method and system of memory management using stack walking |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5497373A (en) * | 1994-03-22 | 1996-03-05 | Ericsson Messaging Systems Inc. | Multi-media interface |
US5752035A (en) * | 1995-04-05 | 1998-05-12 | Xilinx, Inc. | Method for compiling and executing programs for reprogrammable instruction set accelerator |
US6077315A (en) * | 1995-04-17 | 2000-06-20 | Ricoh Company Ltd. | Compiling system and method for partially reconfigurable computing |
US5696956A (en) * | 1995-11-08 | 1997-12-09 | Digital Equipment Corporation | Dynamically programmable reduced instruction set computer with programmable processor loading on program number field and program number register contents |
US6044225A (en) * | 1996-03-13 | 2000-03-28 | Diamond Multimedia Systems, Inc. | Multiple parallel digital data stream channel controller |
US5966534A (en) * | 1997-06-27 | 1999-10-12 | Cooke; Laurence H. | Method for compiling high level programming languages into an integrated processor with reconfigurable logic |
US6327704B1 (en) * | 1998-08-06 | 2001-12-04 | Hewlett-Packard Company | System, method, and product for multi-branch backpatching in a dynamic translator |
US6912706B1 (en) * | 2001-08-15 | 2005-06-28 | Xilinx, Inc. | Instruction processor and programmable logic device cooperative computing arrangement and method |
-
2003
- 2003-04-04 EP EP03710147.4A patent/EP1502182B1/en not_active Expired - Lifetime
- 2003-04-04 CN CNA03809181XA patent/CN1650258A/en active Pending
- 2003-04-04 WO PCT/IB2003/001399 patent/WO2003091874A2/en active Application Filing
- 2003-04-04 US US10/511,514 patent/US7765533B2/en active Active
- 2003-04-04 JP JP2004500179A patent/JP4647307B2/en not_active Expired - Lifetime
- 2003-04-04 AU AU2003214567A patent/AU2003214567A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5457799A (en) * | 1994-03-01 | 1995-10-10 | Digital Equipment Corporation | Optimizer for program loops |
US5963972A (en) * | 1997-02-24 | 1999-10-05 | Digital Equipment Corporation | Memory architecture dependent program mapping |
US20020029357A1 (en) * | 1998-11-16 | 2002-03-07 | Insignia Solution, Plc | Method and system of memory management using stack walking |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006048254A (en) * | 2004-08-02 | 2006-02-16 | Ricoh Co Ltd | Image processing controller |
GB2594498A (en) * | 2020-04-30 | 2021-11-03 | Advanced Risc Mach Ltd | Instruction scheduling |
US11269646B2 (en) | 2020-04-30 | 2022-03-08 | Arm Limited | Instruction scheduling patterns on decoupled systems |
GB2594498B (en) * | 2020-04-30 | 2022-06-01 | Advanced Risc Mach Ltd | Instruction scheduling |
Also Published As
Publication number | Publication date |
---|---|
AU2003214567A1 (en) | 2003-11-10 |
CN1650258A (en) | 2005-08-03 |
JP2005524143A (en) | 2005-08-11 |
EP1502182B1 (en) | 2016-10-05 |
JP4647307B2 (en) | 2011-03-09 |
US7765533B2 (en) | 2010-07-27 |
EP1502182A2 (en) | 2005-02-02 |
US20050132345A1 (en) | 2005-06-16 |
WO2003091874A3 (en) | 2004-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10430190B2 (en) | Systems and methods for selectively controlling multithreaded execution of executable code segments | |
US8935515B2 (en) | Method and apparatus for vector execution on a scalar machine | |
US8161266B2 (en) | Replicating opcode to other lanes and modifying argument register to others in vector portion for parallel operation | |
US7725696B1 (en) | Method and apparatus for modulo scheduled loop execution in a processor architecture | |
JP4484925B2 (en) | Method and apparatus for control flow management in SIMD devices | |
KR100852563B1 (en) | Digital signal processing apparatus | |
CN103927187B (en) | Program execution method of embedded system | |
CN102282537B (en) | The method of processor and minimizing quantity of program fetch instruction from processor | |
US20060026578A1 (en) | Programmable processor architecture hirarchical compilation | |
KR20190044551A (en) | Scheduling tasks in a multi-threaded processor | |
EA004196B1 (en) | Control program product and data processing system | |
US20100122066A1 (en) | Instruction method for facilitating efficient coding and instruction fetch of loop construct | |
US10740105B2 (en) | Processor subroutine cache | |
US9747216B2 (en) | Computer processor employing byte-addressable dedicated memory for operand storage | |
US7765533B2 (en) | Automatic task distribution in scalable processors | |
JP2011086298A (en) | Program flow control | |
US20030120882A1 (en) | Apparatus and method for exiting from a software pipeline loop procedure in a digital signal processor | |
US20080098398A1 (en) | Efficient Switching Between Prioritized Tasks | |
Wolf et al. | Amidar project: lessons learned in 15 years of researching adaptive processors | |
JP2005524143A5 (en) | ||
US20030120900A1 (en) | Apparatus and method for a software pipeline loop procedure in a digital signal processor | |
US20030120905A1 (en) | Apparatus and method for executing a nested loop program with a software pipeline loop procedure in a digital signal processor | |
US20150370738A1 (en) | Computer Processor Employing Split Crossbar Circuit For Operand Routing And Slot-Based Organization Of Functional Units | |
US9513921B2 (en) | Computer processor employing temporal addressing for storage of transient operands | |
US20030120899A1 (en) | Apparatus and method for processing an interrupt in a software pipeline loop procedure in a digital signal processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
REEP | Request for entry into the european phase |
Ref document number: 2003710147 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003710147 Country of ref document: EP Ref document number: 2004500179 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10511514 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003809181X Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2003710147 Country of ref document: EP |